

INFORMAZIONI PERSONALI

Massimo Poncino



POSIZIONE RICOPERTA

Professore Ordinario di Sistemi di Elaborazione dell'Informazione, Politecnico di Torino, Torino.

ESPERIENZA PROFESSIONALE

Da 10/2006	Professore Ordinario di Sistemi di Elaborazione dell'Informazione presso il Dipartimento di Automatica e Informatica del Politecnico di Torino, Torino
Da 10/2004 a 10/2006	Professore Associato di Sistemi di Elaborazione dell'Informazione presso il Dipartimento di Automatica e Informatica del Politecnico di Torino, Torino
Da 10/2001 a 10/2004	Professore Associato di Sistemi di Elaborazione dell'Informazione presso il Dipartimento di Informatica dell'Università di Verona, Verona
Da 7/1995 a 10/2001	Ricercatore di Sistemi di Elaborazione dell'Informazione presso il Dipartimento di Automatica e Informatica del Politecnico di Torino, Torino
Da 4/1994 a 7/1995	Borsa di Ricerca post-dottorato presso il Dipartimento di Automatica e Informatica del Politecnico di Torino, Torino
Da 3/1993 a 4/1994	Visiting Researcher presso il Dipartimento di Electrical and Computer Engineering della University of Colorado, Boulder, USA.
Da 1/1990 a 1/1993	Dottorato di Ricerca in Ingegneria Informatica e dei Sistemi presso il Dipartimento di Automatica e Informatica del Politecnico di Torino, Torino

ISTRUZIONE E FORMAZIONE

Ottobre 1993	Dottorato di Ricerca in Ingegneria Informatica e dei Sistemi, Politecnico di Torino, Torino
Luglio 1989	Laurea in Ingegneria Elettronica, Politecnico di Torino con votazione 107/110.

COMPETENZE PERSONALI

Lingua madre Italiano

Altre lingue	COMPRESIONE		PARLATO		PRODUZIONE SCRITTA
	Ascolto	Lettura	Interazione	Produzione orale	
Inglese	Ottimo (C2)	Ottimo (C2)	Ottimo (C2)	Ottimo (C2)	Ottimo (C2)
Spagnolo	Base (A1)	Base (A1)	Base (A1)	Base (A1)	-

Competenze organizzative e gestionali

- Esperienza di gestione gruppi di lavoro e risorse umane
- Esperienza di preparazione, gestione tecnica e finanziaria di progetti di ricerca finanziati
- Gestione ed organizzazione di convegni scientifici (v. allegato)

Competenze professionali

- Esperienza su sistemi di elaborazione digitali in generale con particolare enfasi su aspetti legati al consumo energetico dei dispositivi.

Patente di guida B

ULTERIORI INFORMAZIONI

Pubblicazioni	Autore di circa 300 pubblicazioni scientifiche tra libri, capitoli di libro, articoli su riviste internazionali e articoli in atti di conferenze internazionali. L'elenco complessivo è disponibile online su (http://porto.polito.it/view/creators/Poncino=3AMassimo=3A002156=3A.html)
Presentazioni, Conferenze, Seminari	Autore di oltre 100 presentazioni tecnico-scientifiche a conferenze internazionali (di cui 11 "tutorial") e seminari presso aziende e Università internazionali (in Europa, Asia e Stati Uniti).
Progetti	Responsabile tecnico/scientifico dei seguenti progetti di ricerca finanziati <ul style="list-style-type: none">• ESPRIT-OMI 20.761 "ASCISSA" (Adopting SCI and SSA Interconnects in advanced microprocessor-based PC Servers), 1994-1996.• ESPRIT 26.796 "PEOPLE" (Power Estimation for Fast Exploration of Embedded Systems), 1997-2000.• IST-2000-30093 "EASY" (Energy-Aware SYstem-on-chip design of the HIPERLAN/2 standard), 2001-2004.• IST-2001-11476 "POET" (Power Optimizations for Embedded sysTEms), 2001-2004.• IST-2001-34607 "SYMBAD" (Formal Verification in System Level Based Design), 2002-2005.• IST-4-026980 "CLEAN" (Controlling Leakage Power in NanoCMOS SoCs), 2005-2008.• CRAFT "MAP²ⁿ" (Micro-Architectural Power Management: Methods, Algorithms and Prototype Tools), 2006-2008.• JU ENIAC "MODERN" (Modeling and Design of Reliable, process variation-aware Nanoelectronic devices, circuits and systems), 2009-2012.• FIRB "DAMASCO" (Data Acquisition and MAnagement in a Sensing and COmmunicating environment), 2006-2011. Prof. Poncino was the coordinator of this .• JU ARTEMIS "SMECY" (Smart Multicore Embedded Systems), 2010-2012• IST-7-24799 "COMPLEX" (COdesign and power Management in PLatform-based design space EXploration), 2010-2013.• JU ENIAC, "ERG" (Energy for a Green Society: From Sustainable Harvesting to Smart Distribution. Equipments, Materials, Design Solutions and Their Applications), 2011-2014-• JU ENIAC "MOTORBRAIN" (Nanoelectronics for Electric Vehicles Intelligent Failsafe PowerTrain), 2011-• IST-7-288827 "SMAC" (SMArt systems Codesign), 2011-2015• JU ENIAC "IDEAS" (Interactive Power Devices for Efficiency in Automotive with Increased Reliability and Safety), 2012-2015• IST-7-611146 "CONTREX" (Design of embedded mixed-criticality CONTRol systems under consideration of EXtrafunctional properties), 2013-2016
Riconoscimenti e Premi	<ul style="list-style-type: none">• Recognition of Service Award (2013) - ACM (Association for Computing Machinery)• Senior Member IEEE (Institute of Electronic and Electrical Engineers) - 2012• Certificare of Appreciation - IEEE Circuits and Systems Society - 2004,2005,2006,2007,2008• "Best Paper Award" (Miglior articolo) alla conferenza EuroDAC'96: IEEE European Design Automation Conference.• "Best Paper Award" (Miglior articolo) alla conferenza GLS-VLSI-08: ACM/IEEE 18th Great Lakes Symposium on VLSI
Appartenenza a gruppi / associazioni	<ul style="list-style-type: none">•... Senior Member IEEE (Institute of Electronic and Electrical Engineers) - 2012• Membro of the Council of Communications Advisors.• Membro of the Circuit and Systems Society.• Membro del Comitato Esecutivo della conferenza <i>International Symposium on Low-Power Electronics and Design</i>
Dati personali	Autorizzo il trattamento dei miei dati personali ai sensi del Decreto Legislativo 30 giugno 2003, n. 196 "Codice in materia di protezione dei dati personali".
ALLEGATI	Si allega elenco dettagliato di competenze, esperienze e pubblicazioni.

1. Attività Scientifica e Professionale

Professional Experiences

- Senior Member of the IEEE.
- Valutatore di progetti IST (Information Society Technologies) Per la Commissione Europea nel contesto del VI Programma Quadro (2003), area "Embedded Systems".
- Valutatore di progetti IST (Information Society Technologies) Per la Commissione Europea nel contesto del VII Programma Quadro (2011-2013), area "Very Advanced Nanoelectronic Components" and "Smart Systems"
- Valutatore di proposte di ricerca per la Research Promotion Foundation (RPF) di Cipro (2011).
- Valutatore di proposte di ricerca e innovazione per la Swiss National Science Foundation (2011).
- Valutatore di proposte di ricerca per il Ministero dell'Istruzione e della Scienza della Federazione Russa (2013).
- Valutatore di proposte di ricerca e innovazione per il Ministero dell'Istruzione e della Scienza del Kazakhstan (2014).
- Valutatore di proposte di ricerca per il Ministero dell'Istruzione e della Ricerca (MIUR) (2006-).
- Membro del Council of Communications Advisors.
- Membro del Circuit and Systems Society.

Partecipazioni a Comitati Editoriali di Riviste

- Associate Editor, IEEE Design & Test (2013-)
- Associate Editor, ACM Transactions on Design Automation of Embedded Systems (2012-)
- Associate Editor, International Journal of Electrical Electronics and Telecommunications (2012-).
- Associate Editor, International Journal of Engineering Research and Science & Technology (2012-)
- Associate Editor, Consumer Electronics Times (2012-).
- Associate Editor, Journal of Electrical and Computer Engineering (2010-)
- Associate Editor, Research Letters in Electronics (2009)
- Associate Editor, International Journal of Design, Analysis and Tools for Integrated Circuits and Systems (2009-)
- Associate Editor, EABM - Recent Patents on Electrical Engineering (2007-)
- Associate Editor, IEEE Transactions on Computer-Aided Design (2006-2011)
- Associate Editor, Indo-American Journal of Electrical Electronics Engineering (2013-).
- Guest Editor, International Journal of Design, Analysis and Tools for Integrated Circuits and System- June 2011.
- Guest Editor, EURASIP Journal on Embedded Systems (Special Issue su "Design Techniques and Algorithms for Power Modeling, Estimation, and Optimization in Embedded Systems") - Spring 2012.

Gestione di eventi internazionali

- Program Co-Chair dell'ACM/IEEE International Symposium on Low-Power Electronics and Design – 2011.
- General Co-Chair del ACM/IEEE International Symposium on Low-Power Electronics and Design – 2012. (>200 partecipanti, budget circa 100.000\$)
- Publicity Chair del IEEE International Conference of Computer Design – 2014.

Partecipazione a comitati tecnici di conferenze internazionali

- Design Automation Conference (DAC) – (2012-)
- International Conference on CAD (ICCAD) – (2011-)
- Design Automation and Test in Europe (DATE) – (2004-)
- IEEE Computer Society Annual Symposium on VLSI (2014)
- ACM International Symposium on Low-Power Electronics and Design (ISLPED) – (2000-)
- ASP-DAC: Asia/South-Pacific Design Automation Conference (2010-2011)
- IEEE International Conference on Hardware/Software Codesign and System Synthesis (CODES-ISSS) - (2012-)
- ACM/IEEE Great Lakes Symposium on VLSI (GLS-VLSI) – (2006-)
- IEEE/ACM Symposium on Embedded Systems for Real-Time Multimedia (2012-2013)
- International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS) – (2004-)
- IEEE Alessandro Volta Memorial Workshop on Low Power Design – 1999.

- *European Workshop on CMOS Variability (VARI) – (2010-)*
- *International Conference on Design & Architectures for Signal & Image Processing (DASIP) – (2011, 2012)*
- *IEEE 10th International New Circuits and Systems Conference (NEWCAS) - 2012*
- *International Conference on Embedded Systems and Applications (ESA) – 2003.*
- *EDAA Ph.D. Forum 2003-2004.*
- *International Conference on Embedded Software and Systems (ICESS) – 2005-2008.*
- *IFIP International Conference on Very Large Scale Integration (VLSI-SoC) – 2008*
- *International Workshop on Web and Pervasive Security (WPS2008) – 2008.*
- *Int. Workshop on Trustworthiness, Reliability and services in Ubiquitous and Sensor networks (TRUST) – 2006-.*
- *Int Workshop on Application and Security service in Web and pervAsive eNvironments (ASWAN '07) – 2007.*
- *International Conference on Computational Science 2007 (ICCS 2007) -2007*
- *IFIP International Conference on Embedded And Ubiquitous Computing (EUC) – (2005, 2006, 2014)*
- *ICESS: International Conference on Embedded Software and Systems (2005,2008)*
- *International Conference on Computational & Experimental Engineering and Sciences (ICCES) - 2010*
- *WPS: International Workshop on Web and Pervasive Security (2008)*
- *SPPC: International Conference on Information Security and Assurance (2008)*
- *FCST: International Conference on the Frontier of Computer Science and Technology (2009)*
- *IEEE International Conference on Electronics, Circuits and Systems (ICECS) - (2010)*
- *IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) - (2009,2010)*
- *International Conference on ICT as Key Technology against Global Warming - ICT-GLOW - (2011, 2012)*
- *International Workshop on Parallel Programming and Run-time Management Techniques for Many-core Architectures (PARMA) – (2009,2011-2013)*
- *International Conference on Architecture of Computing Systems (ARCS) – 2011, 2012*

Revisore per Riviste Internazionali

- *IEEE Transactions on Computers*
- *IEEE Transactions on Computer-Aided Design*
- *IEEE Transactions on VLSI Systems*
- *ACM Transactions on Design Automation of Electronic Systems*
- *ACM Journal of Emerging Technologies in Computing*
- *IEEE Transactions on Systems, Man and Cybernetics*
- *IEEE Transactions on Circuits and Systems I*
- *IEEE Transactions on Circuits and Systems II*
- *IEE Proceedings – Computers and Digital Techniques*
- *IEE Electronic Letters*
- *Integration: the VLSI Journal*
- *International Journal of Parallel Programming*

Riconoscimenti e Premi:

- *Best Paper Award at IEEE EuroDAC'96: IEEE European Design Automation Conference.*
- *Best Paper Award at GLS-VLSI-08: ACM/IEEE 18th Great Lakes Symposium on VLSI*
- *Certificate of Appreciation by IEEE Circuits and Systems Society in recognition of the service as Associate Editor of the IEEE Transactions on CAD (2004-2005, 2006-2007, 2008)*
- *Recognition of Service Award by CEDA for serving as Technical Program Co-Chair of the 2011 International Symposium on Low-Power Electronics and Design*
- *Recognition of Service Award by ACM for serving as General Co-Chair of the 2012 International Symposium on Low-Power Electronics and Design*

Tutorial o corsi tenuti nel contesto di conferenze internazionali

- *"Design of Low-Power Circuits and Systems", Conference Tutorial at IEEE EuroDAC, 1995.*
- *"Programmable Devices: The Solution to Rapid System Design", Conference Tutorial at IEEE 6th GLS-VLSI, 1996.*

- "High-Level Power Optimization of Digital CMOS Circuits and Systems," Conference Tutorial at *IEEE ISCAS*, 1999.
- "RTL And Gate-Level Power Optimization of Digital Circuits" Conference Tutorial at *IEEE ISCAS*, 2000.
- "RTL Power Optimization: Concepts, Tools, and Design Experiences," Conference Tutorial at *IEEE DATE*, 2004.
- "Coherent or not Coherent? What Programming Model for Energy-Efficient MPSoCs?" invited talk in the Power-Aware Computing Workshop, 2005.
- "Managing Leakage Power in Deep-Submicron Designs", Conference Tutorial at *IEEE ICECS'06*, 2006.
- "Managing Leakage Power in deep Submicron Designs ", *13th IEEE International Conference on Electronics, Circuits and Systems (ICECS'07)*, 2006.
- "Post-Silicon Thermal-Aware Clock Distribution Network Design", invited seminar in the Power-Aware Computing Workshop,, 2007.
- "CAD Solutions for System-Level Power Optimization" *41st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-41)*, 2008.
- "Low Power: The power of Power in future wireless smart systems for the Internet of Things", Conference Tutorial at *IEEE DATE*, 2015.

2. Attivita' di Ricerca

L'attività scientifica di ricerca applicata di Massimo Poncino si focalizza sulla progettazione di sistemi digitali con particolare enfasi sull'ottimizzazione del consumo energetico di tali sistemi. Su questi argomenti (ed altri) ha pubblicato 1 libro, 6 capitoli di libro, oltre 70 articoli su riviste internazionali e oltre 200 in atti di conferenze internazionali (vedi allegato finale).

Gestione di progetti finanziati

Gli argomenti di ricerca hanno trovato notevole applicazione in un contesto di ricerca applicata industriale, come testimoniato dai progetti del quale Massimo Poncino ha svolto il ruolo di responsabile tecnico/scientifico.

- Project ESPRIT-OMI 20.761 "ASCISSA" (Adopting SCI and SSA Interconnects in advanced microprocessor-based PC Servers), 1994-1996.
- Project ESPRIT 26.796 "PEOPLE" (Power Estimation for Fast Exploration of Embedded Systems), 1997-2000.
- Project IST-2000-30093 "EASY" (Energy-Aware SYstem-on-chip design of the HIPERLAN/2 standard), 2001-2004.
- Project IST-2001-11476 "POET" (Power Optimizations for Embedded sysTEms), 2001-2004.
- Project IST-2001-34607 "SYMBAD" (Formal Verification in System Level Based Design), 2002-2005.
- Project IST-4-026980 "CLEAN" (Controlling Leakage Power in NanoCMOS SoCs), 2005-2008.
- Project CRAFT "MAP2" (Micro-Architectural Power Management Methods, Algorithms and Prototype Tools), 2006-2008.
- Project JU ENIAC "MODERN" (Modeling and Design of Reliable, process variation-aware Nanoelectronic devices, circuits and systems), 2009-2012.
- Project FIRB "DAMASCO" (Data Acquisition and Management in a Sensing and COmmunicating environment), 2006-2011. Prof. Poncino was the coordinator of this project.
- Project JU ARTEMIS "SMECY" (Smart Multicore Embedded Systems), 2010-2012
- Project IST-7-24799 "COMPLEX" (COdesign and power Management in PLatform-based design space EXploration), 2010-2013.
- Project JU ENIAC, "ERG" (Energy for a Green Society: From Sustainable Harvesting to Smart Distribution. Equipments, Materials, Design Solutions and Their Applications), 2011-
- Project JU ENIAC "MOTORBRAIN" (Nanoelectronics for Electric Vehicles Intelligent Failsafe PowerTrain), 2011-
- Project IST-7-288827 "SMAC" (SMArt systems Codesign), 2011-2015
- Project JU ENIAC "IDEAS" (Interactive Power Devices for Efficiency in Automotive with Increased Reliability and Safety), 2012-2015
- Project IST-7-611146 "CONTREX" (Design of embedded mixed-criticality CONTRol systems under consideration of EXtrafunctional properties), 2013-2016

Lista di pubblicazioni

Libri

1. A. Macii, L. Benini, M. Poncino,
Memory Design Techniques for Low-Energy Embedded Systems, Kluwer Academic Publishers, 2002.

Capitoli di Libro

1. "Micro-Architectural Power Estimation and Optimization,"
E. Macii, R. Mehra, M. Poncino,
in *Handbook of EDA for IC Design*,

- G. Martin, L. Lavagno, and L. Scheffer Editors,
CRC Press, Boca Raton, Florida, 2005.
2. "System-Level Dynamic Power Management,"
N. Chang, E. Macii, M. Poncino, V. Tiwari,
in *Handbook of EDA for IC Design*,
CRC Press, Boca Raton, Florida, 2005.
 3. E. Macii, M. Poncino,
"Power Macro-Models for High-Level Power Estimation",
in *Low Power Electronics Design*,
C. Piquet Editor, CRC Press, Boca Raton, Florida, 2004.
 4. K. Patel, E. Macii, *M. Poncino*,
"Energy-Efficient Shared-Memory Architectures for Multi-Processor Systems-on-Chip,"
in *Ultra Low-Power Electronics and Design*,
Kluwer Academic Publishers, Boston, 2003.
 5. L. Benini, *M. Poncino*,
Ambient Intelligence: A Computational Perspective,
in *Ambient Intelligence: Impact on Embedded-system Design*,
Kluwer Academic Publishers, Boston, 2003.

Articoli su riviste internazionali

1. A. Liroy, *M. Poncino*,
"A Study of the Resetability of Synchronous Sequential Circuits,"
Microprocessing and Microprogramming,
Vol 38, pp. 395-402, November 1993.
2. D. Abvisio, S. Cianchini, E. Macii and *M. Poncino*,
"A Sequential Circuit Simulator Based on Hybrid Cellular Automata",
Systems Analysis, Modelling and Simulation,
Vol 16, pp. 245-253, 1994.
3. D. Abvisio, S. Cianchini, E. Macii, *M. Poncino*,
"Modeling Sequential Circuits with Cellular Automata",
International Journal of Systems Science,
Vol 26, No. 7, pp. 1415-1428, July 1995.
4. E. Macii, *M. Poncino*,
The Impact of Cell Library Characteristics on Area, Speed, and Power Consumption of CMOS Circuits,"
International Journal on Electronics,
Vol 78, No. 2, pp. 395-407, 1995.
5. E. Macii, *M. Poncino*,
"Symbolic Reation and Manipulation of Large Neural Networks",
ISCA International Journal on Computers and their Applications,
Vol 11, No. 2, pp. 104-111, August 1995.
6. E. Macii, *M. Poncino*,
"Using Connectivity and Spectral Methods to Characterize the Structure of Sequential Logic Circuits,"
Microprocessing and Microprogramming,
Vol 41(1995), pp. 487-500.
7. E. Macii and *M. Poncino*,
"Using Symbolic Rademacher-Walsh Spectral Transforms to Evaluate the Agreement
Between Boolean Functions",
IEE Proceedings - Computers and Digital Techniques,
Vol 143, No. 1, pp. 64-68, January 1996.
8. E. Macii, *M. Poncino*,
"Estimating Power Consumption of CMOS Circuits Modeled as Symbolic Neural Networks",
IEE Proceedings - Computers and Digital Techniques,
Vol 143, No. 5, pp. 331-336, September 1996.
9. H. Cho, G. D. Hachte, E. Macii, *M. Poncino*, and F. Somenzi,
"Automatic State Space Decomposition for Approximate FSM Traversal Based on
Circuit Structural Analysis,"
IEEE Transactions on CAD,
Vol 15, No. 12, pp. 1451-1464, December 1996.
10. E. Macii, *M. Poncino*,
"An Exact Algorithm for Computing the Entropy of a Logic Circuit,"
ISCA: International Journal on Computers and their Applications,
Vol 4, No. 2, pp. 49-55, 1997.
11. E. Macii, *M. Poncino*,
"An Application of Hopfield Neural Networks to Symbolic Power Analysis of VLSI Digital Circuits,"
International Journal of Engineering Science,

- Vol 35, No. 8, pp. 783-792, 1997.
12. E. Macii, *M. Poncino*,
 "Predicting the Complexity of Large Combinational Circuits Through Symbolic Spectral Analysis of their Functional Specifications",
IEE Proceedings – Computers and Digital Techniques,
 Vol 144, No. 5, pp. 343-347, 1997.
 13. E. Macii, *M. Poncino*,
 "Cellular Automata Models for Reliability Analysis of Systems on Silicon",
IEEE Transactions on Reliability,
 Vol 46, No. 2, June 1997, pp. 173-183.
 14. F. Ferrandi, F. Fummi, E. Macii, *M. Poncino*, D. Sciuto,
 "Testing Core-Based Digital Systems: A Symbolic Methodology",
IEEE Design & Test, Vol 14, No. 4, pp. 69-77, October/December 1997.
 15. A. H. Evans, E. Macii, *M. Poncino*,
 "Re-Synthesis for Testability of Redundant Combinational Circuits",
Microcomputer Applications,
 Vol 17, No. 1, pp. 8-11, 1998.
 16. E. Macii, *M. Poncino*,
 "Automatic Synthesis of Easily Scalable Architecture for Bus Arbiters with
 Dynamic Priority Assignment Strategies",
Computers and Electrical Engineering: An International Journal, Vol 24 (1998), pp. 223-228.
 17. L. Benini, G. De Micheli, E. Macii, *M. Poncino*,
 "Telescopic Units: A New Paradigm for Performance Optimization of VLSI Designs"
IEEE Transactions on CAD, Vol 17, No. 3, pp. 220-232, March 1998.
 18. L. Benini, G. De Micheli, E. Macii, *M. Poncino*, S. Quer,
 "Power Optimization of Core-Based Systems by Address Bus Encoding",
IEEE Transactions on VLSI Systems, Vol 6, No. 4, pp. 554-562, Dicembre 1998.
 19. L. Benini, G. De Micheli, A. Macii, E. Macii, *M. Poncino*,
 "A Methodology for the Automatic Selection of Instruction Op-Codes of Low-Power Core Processors",
IEE Proceedings – Computer & Digital Techniques, Vol 146, No. 4, July 1999, pp. 173-178.
 20. L. Benini, G. De Micheli, A. Liyo, E. Macii, G. Odasso, *M. Poncino*,
 "Automatic Synthesis of Large Telescopic Units Based on Near-Minimum Timed Supersampling",
IEEE Transactions on Computers, Vol 48, No. 8, pp. 769-779, August 1999.
 21. M. Bakli, E. Macii, *M. Poncino*,
 "Probabilistic Analysis and Verification of Communication Protocols Based on
 Symbolic FSM Manipulation"
IEE Proceedings – Computer & Digital Techniques, Vol 146, No. 5, September 1999, pp. 221-226.
 22. L. Benini, G. De Micheli, E. Macii, *M. Poncino*, R. Scarsi,
 "Symbolic Synthesis of Clock-Gating Logic for Power Optimization of Synchronous Controllers",
ACM Transactions on Design Automation of Electronic Systems, Vol 4, No. 4, October 1999, pp. 351-375.
 23. L. Benini, G. De Micheli, E. Macii, *M. Poncino*, R. Scarsi,
 "A Multi-Level Scheme for Fast Power Simulation of Realistic Input Streams",
IEEE Transactions on CAD, Vol 19, No. 3, April 2000, pp. 459-472.
 24. L. Benini, A. Macii, E. Macii, *M. Poncino*,
 "Increasing Energy Efficiency of Embedded Systems by Application-Specific
 Memory Hierarchy Generation",
IEEE Design and Test, Vol 17, No. 2, April/June 2000, pp. 74-85.
 25. L. Benini, G. De Micheli, A. Macii, E. Macii, *M. Poncino*, R. Scarsi,
 "Glitch Power Minimization by Selective Gate Freezing",
IEEE Transactions on VLSI Systems, Vol 8, No. 3, June 2000, pp. 287-298.
 26. F. Ferrandi, F. Fummi, E. Macii, *M. Poncino*, D. Sciuto,
 "Symbolic Optimization of FSM Networks Based on Redundancy Identification and Removal",
IEEE Transactions on CAD, Vol 19, No. 7, July 2000, pp. 760-772.
 27. L. Benini, A. Macii, E. Macii, *M. Poncino*, R. Scarsi,
 "Architectures and Synthesis Algorithms for Power-Efficient Bus Interfaces",
IEEE Transactions on CAD, Vol 19, No. 9, September 2000, pp. 969-980.
 28. A. Macii, E. Macii, *M. Poncino*, R. Scarsi,
 "Stream Synthesis for Efficient Power Simulation Based on Spectral Transforms",
IEEE Transactions on VLSI Systems, Vol 9, No. 1, June 2001, pp. 417-426.
 29. L. Benini, G. De Micheli, A. Liyo, E. Macii, G. Odasso, *M. Poncino*,
 "Synthesis of Power-Managed Sequential Components Based on Computational kernel Extraction",
IEEE Transactions on CAD, Vol 9, No. 9, September 2001, pp. 1118-1131.
 30. L. Benini, G. Castelli, A. Macii, E. Macii, *M. Poncino*, R. Scarsi,
 "Discrete-Time Battery Models for System-Level Low-Power Design",
IEEE Transactions on Very Large Scale Integration (VLSI) Systems,

- Vol 9, No. 5, pp. 630-640, October 2001.
31. A. Bogliob, R. Corgnati, E. Macii, M. Poncino,
 "Parameterized RTL Power Models for Soft Macros",
IEEE Transactions on Very Large Scale Integration (VLSI) Systems,
 Vol 9, No. 6, pp. 880-887, December 2001.
 32. A. Macii, E. Macii, M. Poncino,
 "Current-Controlled Battery Management Policies for Lifetime Extension of Portable Systems",
ST Journal of System Research,
 Vol 3, No. 1, pp. 92-99, April 2002.
 33. L. Benini, L. Macchiarub, A. Macii, E. Macii, M. Poncino,
 "Layout-Driven Memory Synthesis for Embedded Systems-on-Chip,"
IEEE Transactions on VLSI Systems,
 Vol 10, No. 2, pp. 96-105, April 2002.
 34. M. Bakli, A. Macii, E. Macii, M. Poncino,
 "VHDL Simulation: A Flexible Approach to Protocol Verification and Performance Analysis",
Systems Analysis, Modelling and Simulation,
 Vol 42, No. 6, pp. 925-938, June 2002.
 35. L. Benini, A. Macii, E. Macii, M. Poncino,
 "Minimizing Memory Access Energy in Embedded Systems by Selective Instruction Compression",
IEEE Transactions on Very Large Scale Integration (VLSI) Systems,
 Vol 10, No. 5, pp. 521-531, October 2002.
 36. L. Benini, A. Macii, M. Poncino,
 "Energy-Aware Design of Embedded Memories: A Survey of Technologies, Architectures and Optimization Techniques",
ACM Transactions on Embedded Computing Systems,
 Vol 2, No. 1, pp. 5-32, February 2003.
 37. L. Benini, D. Bertozzi, D. Bruni, N. Drago, F. Fummi, M. Poncino,
 "SystemC Co-Simulation and Emulation of Multi-Processor Systems-on-Chip,"
IEEE Computer,
 Vol 36, No. 4, pp. 53-59, April 2003
 38. L. Benini, D. Bruni, A. Macii, E. Macii, M. Poncino,
 "Extending Lifetime of Multi-Battery Mobile Systems by Discharge Current Steering",
IEEE Transactions on Computers,
 Vol 52, No. 8, pp.985-995, August 2003.
 39. L. Benini, G. Castelli, A. Macii, E. Macii, M. Poncino, R. Scarsi,
 "Scheduling Battery Usage in Mobile Systems",
IEEE Transactions on Very Large Scale Integration (VLSI) Systems,
 Vol 11, No. 6, pp.1136-1143, December 2003.
 40. S. Salerno, E. Macii, M. Poncino,
 "Energy-Efficient Bus Encoding for LCD Digital Display Interfaces,"
IEEE Transactions on Consumer Electronics,
 Vol 51, No. 2, pp. 624-634, May 2005.
 41. M. Bruno, A. Macii, M. Poncino,
 "RTL Power Estimation in an HDL-Based Design Flow,"
IEE Proceedings - Computer & Digital Techniques,
 Vol 152, No. 3, pp. 723-730, May 2005.
 42. M. Loghi, L. Benini, M. Poncino,
 "Cache Coherence Tradeoffs in Shared Memory MPSoCs,"
ACM Transactions on Embedded Computing Systems,
 Vol 5, No. 2, May 2006, pp. 383-407.
 43. K. Patel, E. Macii, M. Poncino, L. Benini
 "Energy-Efficient Value Based Selective Refresh for Embedded DRAMS"
Journal of Low Power Electronics, Vol 2, No. 1, pp.70-79, April 2006.
 44. M. Poncino, E. Macii,
 "Low-Energy RGB Color Approximation for Digital LCD Interfaces"
IEEE Transactions on Consumer Electronics,
 Vol 153, No. 4, pp. 1004-1012, August 2006.
 45. K. Patel, L. Benini, E. Macii, M. Poncino,
 "Reducing Conflict Misses by Application-Specific Re-Configurable Indexing",
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,
 Vol 25, No. 12, pp. 2626-2637, December 2006.
 46. F. Poletti, A. Poggiali, D. Bertozzi, L. Benini, P. Marchal, M. Loghi, M. Poncino,
 "Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support",
IEEE Transactions on Computers,
 Vol 56, No. 5, pp.~606-621. May 2007.

47. F. Fummi, M. Loghi, G. Perbellini, M. Poncino
"SystemC co-simulation for core-based embedded systems"
Design Automation for Embedded Systems, Vol11 pp.141-166, Sept. 2007
48. L. Benini, M. Loghi, M. Poncino,
"Power Macromodeling of MPSoC Message Passing Primitives,"
ACM Transactions on Embedded Computing Systems,
Vol 6, No. 4, pp. 31/1-31/22, October 2007.
49. A. Chakraborty, K. Duraisami, A. Sathanur, P. Sithambaram, A. Macii, E. Macii, M. Poncino,
"Implementation of a Thermal Management Unit for Canceling Temperature-Dependent Clock Skew Variations",
Integration, Vol 41, No. 1, pp. 2-8. January 2008.
50. A. Chakraborty, K. Duraisami, A. Sathanur, P. Sithambaram, L. Benini, A. Macii, E. Macii, M. Poncino,
"Dynamic Thermal Clock Skew Compensation using Tunable Delay Buffers",
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol 16, No. 6, June 2008, pp. 639-649.
51. A. Calimera, K. Duraisami, A. Sathanur, P. Sithambaram, R. I. Bahar, A. Macii, E. Macii, and M. Poncino
"Thermal-Aware Design Techniques for Nanometer CMOS Circuits"
Journal of Low Power Electronics, Vol 4, No. 3, pp. 374-384, December 2008.
52. A. Sathanur, L. Benini, A. Macii, E. Macii, M. Poncino,
"Exploiting Temporal Discharge Current Information to Improve the Efficiency of Clustered Power-Gating",
Journal of Low Power Electronics, Vol 5, No. 1, April 2009, pp. 113-121.
53. F. Fummi, M. Loghi, M. Poncino, G. Pravadelli
"Co-Simulation Methodology for HW/SW Validation and Performance Estimation",
ACM Transactions on Design Automation of Electronic Systems, No. 14, Vol 2. pp. 23-1, 23-32, April 2009.
54. M. Loghi, P. Azzoni, M. Poncino
"Tag Overflow Buffering: Reducing Total Memory Energy by Reduced-Tag Matching",
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol 17, No. 5, pp. 728-732, May 2009.
55. A. Calimera, L. Benini, A. Macii, E. Macii, M. Poncino
"Design of a Flexible Reactivation Cell for Safe Power-Mode Transition in Power-Gated Circuits",
IEEE Transactions on Circuit and Systems I, Vol 56, No. 9, pp. 1979-1993, September 2009.
56. L. Benini, A. Bocca, A. Bonanno, A. Macii, E. Macii, J.L. Nagel, C. Piguat, M. Poncino
"A Refinement Methodology for Clock Gating Optimization at Layout Level in Digital Circuits"
Journal of Low Power Electronics, Volume 6, Number 1, pp. 44-55, April 2010.
57. M. Loghi, O. Golubeva, E. Macii, M. Poncino,
"Architectural Leakage Power Minimization of Scratchpad Memories by Application-Driven Sub-Banking",
IEEE Transactions on Computers, Vol 59, No. 7, July 2010, pp. 891-904.
58. A. Calimera, R. I. Bahar, E. Macii, M. Poncino,
"Dual-Vt assignment policies in ITD-aware synthesis",
Microelectronics Journal 2010, Vol 41, No. 9, September 2010, pp. 547-553.
59. A. Chakraborty, K. Duraisami, P. Sithambaram, A. Macii, E. Macii, and M. Poncino,
"Thermal-Aware Clock Tree Design to Increase Timing Reliability of Embedded SoCs",
IEEE Transactions on Circuit and Systems I, Vol 57, No. 10, October 2010, pp. 2741-2752.
60. A. Calimera, R. Iris Bahar, E. Macii, M. Poncino,
"Temperature-Insensitive Dual-Vth Synthesis for Nanometer CMOS Technologies Under Inverse Temperature Dependence"
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol 18, No. 11, November 2010, pp. 1608-1620.
61. A. Calimera, E. Macii, M. Poncino,
"NBTI-Aware Clustered Power Gating"
ACM Transactions on Design Automation of Electronic Systems, to appear, Vol 16, No. 1, pp. 3:1-3:25, November 2010.
62. A. Sathanur, L. Benini, A. Macii, E. Macii, M. Poncino,
"Fast Computation of Discharge Current Upper Bounds for Clustered Power-Gating"
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol .19 , No. 1, January 2011, pp.-146-151.
63. A. Sathanur, L. Benini, A. Macii, E. Macii, M. Poncino,
"Row-Based Power-Gating: A Novel Sleep Transistor Insertion Methodology for Leakage Power Optimization in Nanometer CMOS Circuits",
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol .19, No. 3, March 2011, pp. 469-482.
64. L. Max de Lima Silva, A. Calimera, A. Macii, E. Macii, M. Poncino,
"Power Efficient Variability Compensation through Clustered Tunable Power-Gating",
IEEE Journal of Emerging Technologies in Circuits and Systems, Vol1, No. 3, September 2011, pp. 242-253.
65. A. Calimera, E. Macii, M. Poncino,
"Design Techniques for NBTI-Tolerant Power-Gating Architectures",
IEEE Transactions on Circuits and Systems II, 2012, Vol 59, No. 4, pp. 249-253, April 2012
66. A. Calimera, A. Macii, E. Macii, M. Poncino,
"Design Techniques and Architectures for Low-Leakage SRAMs",
IEEE Transactions on Circuit and Systems I, vol 59, No. 9, pp. 1992-2007, September 2012.
67. H. Karimiyan, A. Calimera, A. Macii, E. Macii, M. Poncino
"On-Chip PV Tracking Through an All-Digital Monitoring Architecture",
IET Circuits, Devices & Systems, Vol 6, No. 5, pp. 366-373, May 2012.

68. W. Liu, A. Calimera, A. Macii, E. Macii, A. Nannarelli, M. Poncino, "Layout-Driven Post-Placement Techniques for Temperature Reduction and Thermal Gradient Minimization," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol 32, No. 3, March 2013, pp. 406 – 418.
69. A. Calimera, E. Macii, M. Poncino, "Human Brain Project and Neuromorphic Computing", *Functional Neurology*, 2013, vol. 28, no. 3, pp. 191–196, July/September 2013.
70. A. Sassone, W.Liu, A. Calimera, A. Macii, E. Macii, M. Poncino, "Modeling and characterization of thermally induced skew on clock distribution networks of nanometric ICs", *Microelectronics Journal*, vol 44, no. 11, pp. 970-976, Nov. 2013.
71. A. Calimera, M. Loghi, E. Macii, M. Poncino, "Dynamic Indexing: Leakage-Aging Co-Optimization for Caches", *IEEE Transactions on CAD*, Vol 33, No. 2, February 2014, pp. 251--264.
72. M. Crepaki, M. Grosso, A. Sassone, S. Gallinaro, S. Rinaudo, M. Poncino, E. Macii, D. Demarchi, "A Top-down Constraint-driven Methodology for Smart System Design", *IEEE Circuits and Systems Magazine*, Vol 14, No. 1, January 2014, pp. 37-57.
73. H. Mahmood, M. Loghi, E. Macii, M. Poncino, "Energy/Lifetime Co-Optimization by Cache Partitioning with Graceful Performance Degradation", *IEEE Transactions on VLSI*, Vol 22, No. 8, August 2014, pp. 1705—1716.

Articoli in atti di conferenza

1. A. Liroy, M. Poncino, "A Hierarchical Multi-Level Test Generation System," *GLS-VLSI'91: 1st Great Lake State Symposium*, Kalamazoo, Michigan, February–March 1991, pp. 54–59.
2. S. Gai, A. Liroy, M. Poncino, "Generazione di Test per Circuiti Sequenziali Sincroni", *Congresso Annuale AICA'92*, Torino, October 1992, pp. 757–767
3. A. Liroy, M. Poncino, "On the Resetability of Synchronous Sequential Circuits", *ISCAS'93: IEEE Int. Symp. on Circuits and Systems*, Chicago, Illinois, May 1993, pp. 1507–1510
4. H. Farhat, A. Liroy, M. Poncino, "Exact Computation of Detectability Profile," *CICC'93: IEEE Custom Integrated Circuits Conference*, S. Diego, CA, May 1993, pp. 26.7.1–26.7.4
5. E. Macii, M. Poncino, "Experiments on Technology Mapping Using Different Cell Libraries," *IEEE Fifth NASA Symposium on VLSI Design*, Albuquerque, New Mexico, November 1993, pp. 9.3.1–9.3.9
6. R.I. Bahar, G.D. Hachtel, E. Macii, A. Pardo, M. Poncino, and F. Somenzi, "An ADD-Based Algorithm for Shortest Path Back-Tracing of Large Graphs", *GLS-VLSI'94: 4th IEEE Great Lake Symposium on VLSI*, South Bend, Indiana, March 1994, pp. 248–251.
7. H. Cho, G.D. Hachtel, E. Macii, M. Poncino, and F. Somenzi, "A State Space Decomposition Algorithm for Approximate FSM Traversal", *EDAC'94: IEEE European Conference on Design Automation*, Paris, February–March 1994, pp. 137–141.
8. G.D. Hachtel, M. Hermida, A. Pardo, M. Poncino, and F. Somenzi, "Re-encoding Sequential Circuits to Reduce Power Dissipation," *IEEE International Workshop on Low Power Design*, Napa, CA, March 1994, pp. 69–74.
9. E. Macii, M. Poncino, "FPGA Synthesis Using Look-Up Table and Multiplexor Based Architectures" *MELECON'94: IEEE Mediterranean Electrotechnical Conference*, Antalya, Turkey, April 1994, pp. 302–305.
10. E. Macii, M. Poncino, "The Influence of Cell Library Characteristics on Power Consumption of CMOS Circuits" *MELECON'94: IEEE Mediterranean Electrotechnical Conference*, Antalya, Turkey, April 1994, pp. 537–540.
11. A.H. Evans, E. Macii and M. Poncino, "Synthesis of Fully Testable Combinational Logic," *MWSCAS'94: IEEE Midwest Symposium on Circuits and Systems*,

- Lafayette, Louisiana, August 1994, pp. 230–233.
12. E. Macii and *M. Poncino*,
 "Connectivity and Spectral Analysis of Finite State Machines,"
MWSCAS'94: IEEE Midwest Symposium on Circuits and Systems,
 Lafayette, Louisiana, August 1994, pp. 377–380.
 13. *M. Poncino*,
 "Applications of Boolean Unification to Logic Synthesis,"
IEEE Canadian Conference on Electronic and Computer Engineering,
 Halifax, Canada, September 1994, pp. 553–556.
 14. E. Macii and *M. Poncino*,
 "Look-Up Table FPGA Realization of m -out-of- n Bit Voters,"
IEEE Canadian Conference on Electronic and Computer Engineering,
 Halifax, Canada, September 1994, pp. 190–193.
 15. E. Macii and *M. Poncino*,
 "The Impact of Gate Delay Models on Power Estimation for CMOS Circuits"
ASICON'94: 1994 IEEE International Conference on ASIC,
 Beijing, China, October 1994, pp. 41–44.
 16. D. Abvisio, S. Cianchini, E. Macii and *M. Poncino*,
 "Describing Input Behavior of Sequential Circuits Modeled as Cellular Automata,"
ASICON'94: 1994 IEEE International Conference on ASIC,
 Beijing, China, October 1994, pp. 79–82.
 17. E. Macii and *M. Poncino*,
 "STG Characteristics of the ISCAS'89 Benchmarks",
ASICON'94: 1994 IEEE International Conference on ASIC,
 Beijing, China, October 1994, pp. 177–180.
 18. A. H. Evans, E. Macii, *M. Poncino*,
 "Adding Control Signals to Enhance Circuit Testability",
ASICON'94: IEEE International Conference on ASIC,
 Beijing, China, October 1994, pp. 495–498.
 19. H. Cho, G.D. Hachtel, E. Macii, *M. Poncino*, and F. Somenzi,
 "A Structural Approach to State Space Decomposition for Approximate Reachability Analysis,"
ICCD'94: IEEE International Conference on Computer Design,
 Cambridge, Massachusetts, October 1994, pp. 236–239.
 20. G.D. Hachtel, M. Hermida, A. Pardo, *M. Poncino*, and F. Somenzi,
 "Re-encoding Sequential Circuits to Reduce Power Dissipation,"
ICCAD'94: ACM/IEEE International Conference on CAD,
 San Jose, CA, November 1994, pp. 70–73.
 21. E. Macii and *M. Poncino*,
 "Using Symbolic Rademacher-Walsh Spectral Transforms to Evaluate the Correlation between Boolean Functions",
GLS-VLSI'95: 5th IEEE Great Lake Symposium on VLSI,
 Buffalo, New York, March 1995, pp. 112–116.
 22. E. Macii and *M. Poncino*,
 "Estimating Worst Case Power Consumption of CMOS Circuits Modeled as Symbolic Neural Networks",
GLS-VLSI'95: 5th IEEE Great Lake Symposium on VLSI,
 Buffalo, New York, March 1995, pp. 60–65.
 23. E. Macii, *M. Poncino*,
 "Symbolic Reation and Manipulation of Large Neural Networks",
ISCA International Conference on Computers and Medicine,
 Indianapolis, Indiana, March 1995, pp. 112–116.
 24. A. Liroy, *M. Poncino*
 "Exact Functional Redundancy Identification",
IEEE Pacific Rim Conference on Communications, Computer and Signal Processing,
 Victoria, Canada, May 1995, pp. 465–468.
 25. A. Liroy, F. Maino, G. Odasso, *M. Poncino*
 "Testing Hyperactive Faults in Asynchronous Circuits",
IEEE Pacific Rim Conference on Communications, Computer and Signal Processing,
 Victoria, Canada, May 1995, pp. 473–476.
 26. H. Cho, G.D. Hachtel, E. Macii, *M. Poncino*, K. Ravi, and F. Somenzi,
 "Approximate Finite State Machine Traversal: Extensions and New Results"
IWLS'95: ACM/IEEE International Workshop on Logic Synthesis,
 Tahoe City, CA, May 1995, Paper 3–1.
 27. S. Manne, A. Pardo, R.I. Bahar, E. Macii, *M. Poncino*, G.D. Hachtel, and F. Somenzi,
 "On Computing the Maximum Power Cycles of a Sequential Circuit",
DAC-32: 32nd Design Automation Conference,
 San Diego, CA, June 1995, pp. 23–28.

28. E. Macii, *M. Poncino*,
 "Predicting the Complexity of Large Combinational Circuits
 by Symbolic Spectral Analysis of Boolean Functions,"
Euro-DAC'95: European Design Automation Conference,
 Brighton, Inghilterra, September 1995, pp. 294–299.
29. E. Macii, *M. Poncino*,
 "The Design of Easily Scalable Bus Arbiters with Different Dynamic Priority Assignment Schemes,"
29th Annual Asilomar Conference on Signals, Systems and Computers,
 Monterey, CA, November 1995, pp. 211–213.
30. M. Bakli, E. Macii, *M. Poncino*,
 "Hardware Simulation: A Flexible Approach to Verification and Performance Evaluation of Communication Protocols,"
29th Annual Asilomar Conference on Signals, Systems and Computers,
 Monterey, CA, November 1995, pp. 945–948.
31. F. Ferrandi, F. Fummi, E. Macii, *M. Poncino*, D. Sciuto,
 "Test Generation for Networks of Interacting FSMs Using Symbolic Techniques,"
GLS-VLSI'96: 6th IEEE Great Lake Symposium on VLSI,
 Ames, Iowa, March 1996, pp. 208–213.
32. E. Macii, *M. Poncino*
 "Exact Computation of the Entropy of a Logic Circuit,"
GLS-VLSI'96: 6th IEEE Great Lake Symposium on VLSI,
 Ames, IA, March 1996, pp. 137–142.
33. F. Ferrandi, F. Fummi, E. Macii, *M. Poncino*, D. Sciuto,
 "Symbolic Optimization of FSM Networks based on Sequential ATPG Techniques",
DAC'96: 33th ACM/IEEE Design Automation Conference,
 Las Vegas, NV, June 1996, pp. 467–470.
34. F. Ferrandi, F. Fummi, E. Macii, *M. Poncino*, D. Sciuto,
 "Simplifying Sequential Gate-Level Test Generation Through Exploitation of High-Level Information,"
ETW'96: IEEE European Test Workshop,
 Montpellier, France, June 1996, pp. 154–158.
35. *M. Poncino*,
 "Implicit Evaluation of Encoding Rotations for Large FSMs,"
MWSCAS'96: IEEE Midwest Symposium on Circuits and Systems,
 Ames, Iowa, August 1996, pp. 1321–1324.
36. M. Bakli, E. Macii, *M. Poncino*,
 "Property Verification and Performance Evaluation of Communication Protocols Based on Probabilistic Analysis,"
MWSCAS'96: IEEE Midwest Symposium on Circuits and Systems,
 Ames, Iowa, August 1996, pp. 1143–1146.
37. F. Ferrandi, F. Fummi, E. Macii, *M. Poncino*, D. Sciuto,
 "BDD-Based Testability Estimation of VHDL Designs",
IEEE EuroVHDL Conference,
 Ginevra, Switzerland, September 1996, pp. 444–449.
38. G. Cabodi, P. Camurati, L. Lavagno, E. Macii, *M. Poncino*, S. Quer, E. Sentovich,
 "Enhancing FSM Traversal by Temporary Re-Encoding,"
ICCD'96: International Conference on Computer Design,
 Austin, Texas, October 1996, pp. 6–11.
39. M. Bakli, E. Macii, and *M. Poncino*,
 "Efficient Analysis of Communication Protocols using VHDL Modeling and Simulation,"
ASICON'96: IEEE International Conference on ASIC,
 Shanghai, China, October 1996, pp. 428–431.
40. E. Macii, and *M. Poncino*,
 "Power Consumption of Static and Dynamic CMOS Circuits: A Comparative Study,"
ASICON'96: IEEE International Conference on ASIC,
 Shanghai, China, October 1996, pp. 425–427.
41. A. Lioy, E. Macii, *M. Poncino*, M. Rosselb,
 "Accurate Entropy Calculation for Large Logic Circuits Based on Output Clustering",
GLS-VLSI'97: IEEE 7th Great Lakes Symposium on VLSI,
 Urbana-Champaign, Illinois, March 1997, pp. 70–75.
42. L. Benini, G. De Micheli, E. Macii, *M. Poncino*, R. Scarsi,
 "Symbolic Low-Power Re-Synthesis of Large Sequential Circuits Based on Clock Gating Mechanisms,"
ED&TC'97: 1997 European Design and Test Conference,
 Paris, France, March 1997, pp. 514–520.
43. L. Benini, G. De Micheli, E. Macii, *M. Poncino*,
 "Telescopic Units: A New Paradigm for Performance Optimization of VLSI Designs,"
IWLS'97: ACM/IEEE International Workshop on Logic Synthesis,
 May 1997, Lake Tahoe, CA.

44. L. Benini, G. De Micheli, E. Macii, *M. Poncino*, S. Quer, D. Sciuto, C. Silvano,
"On-Going Research on Address Bus Encoding for Low-Power: A Status Report,"
IWLS'97: ACM/IEEE International Workshop on Logic Synthesis,
May 1997, Lake Tahoe, CA.
45. L. Benini, E. Macii, *M. Poncino*,
"Telescopic Units: Increasing the Average Throughput of Pipelined Designs by Adaptive Latency Control,"
DAC-34: 34th ACM/IEEE Design Automation Conference,
Anaheim, CA, June 1997, pp. 22–27
46. L. Benini, G. De Micheli, E. Macii, *M. Poncino*, S. Quer,
"System-Level Power Optimization of Special Purpose Applications: The Beach Solution",
ISLPED'97: ACM/IEEE International Symposium on Low Power Electronics and Design,
Monterey, CA, August 1997, pp. 24–29.
47. G. Cabodi, P. Camurati, A. Lioy, *M. Poncino*, S. Quer,
"A Parallel Approach to Symbolic Traversal Based on Set Partitioning,"
IFIP CHARME'97: Correct Hardware Methodologies,
Montréal, Québec, Canada, October 1997, pp. 167–184.
48. L. Benini, E. Macii, *M. Poncino*
"Efficient Controller Design for Telescopic Units,"
ISIS'97: IEEE International Conference on Innovative Systems in Silicon,
Austin, Texas, October 1997, pp 290–299.
49. L. Benini, G. De Micheli, E. Macii, *M. Poncino*, R. Scarsi,
"Fast Generation of Power Waveform for Hard Macros,"
ISIS'97: IEEE International Conference on Innovative Systems in Silicon,
Austin, Texas, October 1997, pp 331–337.
50. L. Benini, G. De Micheli, E. Macii, *M. Poncino*, R. Scarsi,
"Fast Power Estimation for Deterministic Input Streams,"
ICCAD'97: ACM/IEEE International Conference on CAD,
San Jose, CA, November 1997, pp. 494–497.
51. L. Benini, G. De Micheli, E. Macii, *M. Poncino*, R. Scarsi,
"Integrating Logic-level Power Management Techniques,"
SASIMI'97: Seventh Workshop on Synthesis And System Integration of Mixed Technologies,
Osaka, Japan, December 1997, pp. 59–65.
52. F. Ferrandi, F. Fummi, E. Macii, *M. Poncino*, D. Sciuto,
"Power Estimation of Behavioral VHDL Descriptions,"
DATE'98: IEEE Design Automation and Test in Europe,
Paris, France, February 1998, pp. 762–766.
53. L. Benini, G. De Micheli, A. Lioy, E. Macii, G. Odasso, *M. Poncino*,
"Timed Supersampling and the Synthesis of Large Telescopic Units,"
GLS-VLSI'98: IEEE Great Lakes Symposium on VLSI,
Lafayette, Louisiana, March 1998, pp. 331–337.
54. L. Benini, A. Macii, E. Macii, *M. Poncino*
"Reducing Power Consumption of Dedicated Processors Through Instruction Set Encoding,"
GLS-VLSI'98: IEEE Great Lakes Symposium on VLSI,
Lafayette, Louisiana, March 1998, pp. 8–12.
55. B. Kumthekar, E. Macii, *M. Poncino*, F. Somenzi,
"Simulation-Based Re-Synthesis of Sequential Circuits for Peak Sustainable Power Reduction,"
IWLS'98: ACM/IEEE International Workshop on Logic Synthesis,
Lake Tahoe, CA, June 1998, pp. 392–397.
56. F. Ferrandi, A. Macii, E. Macii, *M. Poncino*, R. Scarsi, F. Somenzi
"Layout-Oriented Synthesis of PTL Circuits Based on BDDs,"
IWLS'98: ACM/IEEE International Workshop on Logic Synthesis,
Lake Tahoe, CA, June 1998, pp. 514–519.
57. L. Benini, G. De Micheli, A. Lioy, E. Macii, G. Odasso, *M. Poncino*
"Computational Kernels and their Application to Sequential Power Optimization,"
35th DAC: ACM/IEEE Design Automation Conference,
San Francisco, CA, 15–19 June 1998, pp. 764–769.
58. A. Macii, E. Macii, *M. Poncino*, R. Scarsi,
"Stream Synthesis for Efficient Power Simulation Based on Spectral Transform,"
ISLPED'98: ACM/IEEE International Symposium on Low Power Electronics and Design,
Monterey, CA, August 1998, pp. 30–35.
59. L. Benini, A. Macii, E. Macii, *M. Poncino*, R. Scarsi,
"A Stream Compaction Techniques Based on Multi-Level Power Simulation,"
PATMOS'98: Power and Timing Modeling, Optimization and Simulation,
Lingby, Denmark, October 1998, pp. 203–212.
60. L. Benini, A. Macii, E. Macii, *M. Poncino*, R. Scarsi,

- "F-Gate: A Device for Glitch Power Minimization,"
32nd Annual Asilomar Conference on Signals, Systems, and Computers,
 Pacific Grove, CA, November 1998, pp. 1047–1051.
61. A. Macii, E. Macii, *M. Poncino*,
 "Reducing Peak-Power Consumption of Combinational Test Sets,"
32nd Annual Asilomar Conference on Signals, Systems, and Computers,
 Pacific Grove, CA, November 1998, pp. 1042–1046.
62. E. Macii, *M. Poncino*, R. Scarsi,
 "A Comparative Study of Complexity-Based Capacitance Macromodels,"
32nd Annual Asilomar Conference on Signals, Systems, and Computers,
 Pacific Grove, CA, November 1998, pp. 1038–1041.
63. E. Macii, G. Odasso, *M. Poncino*,
 "Comparing Different Boolean Unification Algorithms,"
32nd Annual Asilomar Conference on Signals, Systems, and Computers,
 Pacific Grove, CA, November 1998, pp. 1052–1056.
64. F. Ferrandi, A. Macii, E. Macii, *M. Poncino*, R. Scarsi, F. Somenzi
 "Symbolic Algorithms for Layout-Oriented PTL Synthesis,"
ICCAD'98: ACM/IEEE International Conference on CAD,
 San Jose, CA, November 1998, pp. 235–241.
65. C. Guardiani, A. Macii, E. Macii, *M. Poncino*, M. Rossello, R. Scarsi, C. Silvano, R. Zafabn,
 "RTL Power Estimation in an Industrial Design Flow,"
IEEE Alessandro Volta Memorial International Workshop on Low Power Design,
 Como, March 1999, pp. 91–96.
66. R. Corgnati, E. Macii, *M. Poncino*
 "Clustered Table-Based Macromodels for RTL Power Estimation",
GLS-VLSI'99: IEEE Great Lakes Symposium on VLSI,
 Ann Arbor, Michigan, March 1999, pp. 354–357.
67. A. Macii, E. Macii, G. Odasso, *M. Poncino*, R. Scarsi,
 "Regression-Based Macromodeling for Delay Estimation of Behavioral Components",
GLS-VLSI'99: IEEE Great Lakes Symposium on VLSI,
 Ann Arbor, Michigan, March 1999, pp. 188–191.
68. L. Benini, A. Macii, E. Macii, *M. Poncino*, R. Scarsi
 "Glitch Power Reduction by Gate Freezing,"
DATE'99: IEEE Design Automation and Test in Europe,
 Munich, Germany, March 1999, pp. 137–141.
69. L. Benini, A. Macii, E. Macii, *M. Poncino*, R. Scarsi
 "Synthesis of Low-Overhead Interface Logic for Power Efficient Communication over Busses,"
36th ACM/IEEE Design Automation Conference, pp. 128–133,
 New Orleans, LA, June 1999.
70. L. Benini, A. Macii, G. Odasso, *M. Poncino*
 "Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms,"
36th ACM/IEEE Design Automation Conference, pp. 247–252,
 New Orleans, LA, June 1999.
71. L. Benini, A. Macii, E. Macii, *M. Poncino*,
 "Selective Instruction Compression for Memory Energy Reduction in Embedded Systems,"
ACM/IEEE International Symposium of Low Power Design and Electronics,
 San Diego, CA, August 1999, pp. 206–211.
72. A. Macii, E. Macii, *M. Poncino*, R. Scarsi,
 "Extending Spectral Synthesis of Binary Streams to Sequential Circuits,"
IEEE Pacific Rim Conference on Communications, Computer and Signals,
 Victoria, BC, Canada, August 1999, pp. 479–482.
73. L. Benini, A. Macii, E. Macii, *M. Poncino*,
 "Region Compression: A New Scheme for Memory Energy Minimization in Embedded Systems,"
EuroMicro'99: 25th EuroMicro Conference,
 Milano, September 1999, pp. 311–317.
74. A. Bogliob, E. Macii, V. Mihailovici, *M. Poncino*,
 "Combinational Characterization-Based Power Macro-Models for Sequential Macros,"
PATMOS'99: Ninth International Workshop on Power and Timing Modeling, Optimization and Simulation,
 Kos, Greece, October 1999, pp. 293–302.
75. C. Anton, P. Civera, A. Bogliob, I. Cobnescu, E. Macii, *M. Poncino*,
 "RTL Macromodels for non-Stationary Workloads,"
PATMOS'99: Ninth International Workshop Power and Timing Modeling, Optimization and Simulation,
 Kos, Greece, October 1999, pp. 313–322.
76. L. Benini, G. Castelli, A. Macii, E. Macii, *M. Poncino*, R. Scarsi,
 "Accurate Models for System-Level Battery Lifetime Estimation,"

- PATMOS'99: Ninth International Workshop Power and Timing Modeling, Optimization and Simulation*, Kos, Greece, October 1999, pp. 345-354.
77. A. Bogliob, R. Corgnati, E. Macii, M. Poncino,
"Parameterized RTL Power Models for Combinational Soft Macros,"
ACM/IEEE International Conference on CAD,
San Jose, CA, November 1999, pp. 284-287.
 78. L. Benini, A. Bogliob, E. Macii, M. Poncino, M. Surmei,
"Regression-Based RTL Power Models for Controllers"
GLS-VLSI'00: IEEE 10th Great Lakes Symposium on VLSI,
Evanston, IL, March 2000, pp. 147-152.
 79. L. Benini, M. Ferrero, A. Macii, E. Macii, M. Poncino,
"Supporting System-Level Power Expbration for Signal-Processing Applications"
GLS-VLSI'00: IEEE 10th Great Lakes Symposium on VLSI,
Evanston, IL, March 2000, pp. 17-22.
 80. M. Rosselb, R. Zafabn, E. Macii, M. Poncino,
"Power Macromodeling for an High-Quality RT-level Power Estimator",
ISQED'2000: 2000 International Symposium on Quality of Electronic Design,
San Jose, CA, March 2000, pp. 59-63.
 81. L. Benini, G. Castelli, A. Macii, E. Macii, M. Poncino, R. Scarsi,
"An Event-Driven Battery Model for High-Level Power Estimation,"
in *DATE 2000: IEEE Design and Test in Europe*,
Paris, France, March 2000, pp. 35-39.
 82. L. Benini, A. Macii, E. Macii, M. Poncino,
"Analysis of Energy Dissipation in the Memory Hierarchy of Embedded Systems: A Case Study,"
MELECON'2000: IEEE Mediterranean Electrotechnical Conference,
Limassol, Cipro, May 2000, pp. 236-239.
 83. L. Benini, G. Castelli, A. Macii, E. Macii, M. Poncino, R. Scarsi,
"Life-time Analysis of Batteries Used in Portable Digital Systems"
MELECON'2000: IEEE Mediterranean Electrotechnical Conference,
Limassol, Cyprus, May 2000, pp. 240-243.
 84. L. Benini, M. Ferrero, A. Macii, E. Macii, M. Poncino,
"Power/Performance Trade-Offs in the Implementation of Digital Filters: A Case Study,"
MELECON'2000: IEEE Mediterranean Electrotechnical Conference,
Limassol, Cyprus, May 2000, pp. 595-599.
 85. L. Benini, A. Macii, E. Macii, M. Poncino,
"Synthesis of Application-Specific Memories for Power Optimization in Embedded Systems,"
DAC-37: 37th Design Automation Conference,
Los Angeles, CA, June 2000, pp. 300-303.
 86. L. Benini, A. Macii, M. Poncino
"A Recursive Algorithm for Low-Power Memory Partitioning,"
ISLPED'00: ACM/IEEE International Symposium of Low Power Design and Electronics,
Rapallo, Italy, July 2000, pp. 78-83.
 87. C. Anton, A. Bogliob, P. Civera, I. Cobnescu, E. Macii, M. Poncino,
"RTL Estimation of Steering Logic Power,"
PATMOS'2000: International Workshop-Power And Timing Modeling, Optimiza tion and Simulation,
Hannover, Germany, September 2000, pp. 36-45.
 88. A. Bogliob, E. Macii, V. Mihailovici, M. Poncino,
"Power Models for Semi-Autonomous RTL Macros",
PATMOS'2000: International Workshop-Power And Timing Modeling, Optimiza tion and Simulation,
Hannover, Germany, September 2000, pp. 14-23.
 89. L. Benini, G. Castelli, A. Macii, E. Macii, M. Poncino, R. Scarsi,
"Extending Lifetime of Portable Systems by Battery Scheduling,"
DATE'01: Design Automation and Test in Europe, Munich, Germany, March 2001, pp. 197-201.
 90. L. Benini, L. Macchiarub, A. Macii, E. Macii, M. Poncino,
"From Architecture to Layout Partitioned Memory Synthesis for Embedded Systems-on-Chip,"
DAC-38: 38th Design Automation Conference,
Las Vegas, NV, June 2001, pp. 784-789.
 91. L. Macchiarub, E. Macii, M. Poncino,
"Low-Energy Encoding for Deep-Submicron Address Buses,"
ISLPED'01: ACM/IEEE International Symposium of Low Power Design and Electronics,
Huntington Beach, CA, August 2001, pp. 176-181.
 92. M. Anton, I. Cobnescu, E. Macii, M. Poncino,
"Fast Characterization of RTL Power Macromodels",
ICECS'01: 8th IEEE International Conference on Electronics, Circuits and Systems,
La Valletta, Malta, September 2001, pp. 1591-1594.

93. L. Benini, G. Castelli, A. Macii, E. Macii, M. Poncino,
 "Current-Controlled Policies for Battery-Driven Dynamic Power Management",
ICECS'01: 8th IEEE International Conference on Electronics, Circuits and Systems,
 La Valletta, Malta, September 2001, pp. 959-962.
94. A. Bogliolo, I. Cobnescu, R. Corngati, E. Macii, M. Poncino,
 "An RTL Power Estimation Tool with On-Line Model Building Capabilities",
PATMOS'2001: International Workshop-Power And Timing Modeling, Optimization and Simulation,
 Yverdon-les-bains, Switzerland, September 2001.
95. L. Macchiarulo, E. Macii, M. Poncino,
 "Wire Placement for Crosstalk Energy Minimization in Address Buses,"
DATE'02: Design Automation and Test in Europe,
 Paris, France, March 2002, pp. 158-162.
96. M. Donno, L. Macchiarulo, A. Macii, E. Macii, M. Poncino,
 "Enhanced Clustered Voltage Scaling for Low Power",
GLS-VLSI'02: IEEE 12th Great Lakes Symposium on VLSI,
 New York, NY, April 2002, pp. 18-23.
97. N. Drago, F. Fummi, M. Poncino,
 "Modeling network embedded systems with NS-2 and systemC"
ICCSC'02: 1st IEEE International Conference on Circuits and Systems for Communications,
 St. Petersburg, Russia, June 2002, pp. 240-245.
98. L. Benini, A. Macii, E. Macii, M. Poncino,
 "Discharge current steering for battery lifetime optimization,"
ISLPED'02: ACM International Symposium on Low Power Electronics and Design,
 Monterey, CA, August 2002, pp. 118-123.
99. L. Benini, D. Bertozzi, D. Bruni, E. Dalla Mariga, N. Drago, F. Fummi, M. Poncino,
 "SystemC Co-Simulation of Multi-Processor Systems-on-Chip,"
ICCD'02: 20th IEEE International Conference on Computer Design,
 Freiburg, Germany, September 2002, pp. 494-499.
100. L. Benini, D. Bruni, N. Drago, F. Fummi, M. Poncino,
 "Virtual In-Circuit Emulation for Timing Accurate System Prototyping",
ASIC/SOC'02: 15th IEEE International ASIC/SOC Conference,
 Rochester, NY, September 2002, pp. 49-53.
101. A. Macii, E. Macii, M. Poncino,
 "Improving the Efficiency of Memory Partitioning by Address Clustering"
DATE'03: Design Automation and Test in Europe,
 Munchen, Germany, March 2003, pp. 18-23.
102. N. Drago, F. Fummi, M. Poncino, M. Monguzzi, G. Perbellini,
 "Estimation of Bus Performance for a Tuplespace in an Embedded Architecture,"
DATE'03: Design Automation and Test in Europe,
 Munchen, Germany, March 2003, pp. 188-193.
103. L. Benini, A. Macii, E. Macii, E. Omerbegovic, M. Poncino, F. Pro,
 "A Novel Architecture for Power Maskable Arithmetic Units,"
GLS-VLSI'03: IEEE 12th Great Lakes Symposium on VLSI,
 Washington, DC, April 2003, pp. 136-140.
104. E. Macii, M. Poncino, S. Salerno
 "Combining Wire Swapping and Spacing for Low-Power Deep-Submicron Buses,"
GLS-VLSI'03: IEEE 12th Great Lakes Symposium on VLSI,
 Washington, DC, April 2003, pp. 198-202.
105. A. Macii, E. Macii, M. Poncino,
 "Increasing the Locality of Memory Access Patterns by Low-Overhead Hardware Address Rebcation,"
ISCAS'03: IEEE International Symposium on Circuits and Systems,
 Bangkok, Thailand, May 2003, pp. 385-388.
106. A. Fin, F. Fummi, M. Poncino, G. Pravadelli,
 "A SystemC-based Framework for Properties Incompleteness Evaluation",
MTV'03: IEEE International Workshop on Microprocessor Test and Verification
 Austin, TX, May 2003.
107. L. Benini, A. Macii, E. Macii, E. Omerbegovic, M. Poncino, F. Pro,
 "Design of Power Maskable Unit for Cryptographic Applications,"
DAC-40: 40th Design Automation Conference,
 Anaheim, CA, June 2003, pp. 36-41.
108. F. Gallo, F. Fummi, S. Martini, G. Perbellini, M. Poncino, F. Ricciato,
 "Synchronizing Network and Hardware Simulation,"
DAC-40: 40th Design Automation Conference,
 Anaheim, CA, June 2003, pp. 42-47.
109. L. Benini, A. Galati, A. Macii, E. Macii, M. Poncino

- "Energy-Efficient Data Scrambling on Memory-Processor Interfaces,"
ISLPED'03: ACM International Symposium on Low Power Electronics and Design,
 Seoul, Korea, August 2003, pp. 26–29.
110. M. Bruno, A. Macii, M. Poncino "A Statistical Power Model for Non-Synthetic RTL Operators,"
PATMOS'03: 13th International Workshop on Power and Timing Modeling, Optimization and Simulation,
 Torino, September 2003, pp. 208–218.
111. "Heterogeneous Co-Simulation of Networked Embedded Systems,"
 F. Fummi, S. Martini, G. Perbellini, M. Poncino, F. Ricciato, M. Turolla,
DATE'04: Design Automation and Test in Europe,
 Paris, France, February 2004, pp. 168–173.
112. F. Fummi, S. Martini, M. Monguzzi, G. Perbellini, M. Poncino,
 "Modeling and Analysis of Heterogeneous Industrial Networks Architectures,"
DATE'04: Design Automation and Test in Europe,
 Feb. 16–20, 2004, Paris, France, February 2004, pp. 342–343.
113. F. Fummi, S. Martini, G. Perbellini, M. Poncino,
 "Native ISS-SystemC Integration for the Co-Simulation of Multi-Processor SoC,"
DATE'04: Design Automation and Test in Europe,
 Paris, France, February 2004, pp. 564–569.
114. K. Patel, E. Macii, M. Poncino,
 "Synthesis of Partitioned Shared Memory Architectures for Energy-efficient Multi-Processor SoC,"
DATE'04: Design Automation and Test in Europe,
 Paris, France, February 2004, pp. 700–701.
115. A. Bocca, S. Salerno, E. Macii, M. Poncino,
 "Energy-Efficient Bus Encoding for LCD Displays,"
GLS-VLSI'04: IEEE 13th Great Lakes Symposium on VLSI,
 Boston, MA, April 2004.
116. M. Loghi, L. Benini, M. Poncino,
 "Cycle-Accurate Power Analysis for Multiprocessor Systems-on-a-Chip,"
GLS-VLSI'04: IEEE 13th Great Lakes Symposium on VLSI,
 Boston, MA, April 2004.
117. K. Patel, E. Macii, M. Poncino,
 "Energy-Performance Tradeoffs for the Shared Memory in Multi-Processor Systems-on-Chip,"
ISCAS'04: IEEE International Symposium on Circuits and Systems,
 Vancouver, Canada, May 2004, pp. 361–364.
118. S. Salerno, E. Macii, M. Poncino,
 "Crosstalk Energy Reduction by Temporal Shielding,"
ISCAS'04: IEEE International Symposium on Circuits and Systems,
 Vancouver, Canada, May 2004, pp. 749–752.
119. A. Bocca, S. Salerno, E. Macii, M. Poncino,
 "Limited Intra-Word Transition Codes: An Energy-Efficient Bus Encoding for LCD Display Interfaces,"
ISPLED'04: ACM/IEEE International Symposium on Low-Power Electronics and Design,
 Newport Beach, CA, August 2004, pp. 206–211.
120. S. Salerno, E. Macii, M. Poncino,
 "A Low-Power Encoding Scheme for GigaByte Video Interfaces,"
PATMOS 2004: 14th International Workshop on Power and Timing Modeling, Optimization and Simulation,
 Santorini, Greece, September 2004, pp. 58–68.
121. M. Loghi, L. Benini, M. Poncino,
 "Empirical Macromodeling of Operating System Communication Primitives,"
PARTES'04: International Workshop on Probabilistic Analysis Techniques for Real-Time and Embedded Systems,
 Pisa, September 2004.
122. M. Loghi, L. Benini, M. Poncino,
 "Analyzing Power Consumption of Message Passing Primitives in a Single-chip Multiprocessor",
ICCD'04: International Conference on Computer Design,
 San Jose (CA), October 2004, pp. 393–396
123. F. Fummi, S. Martini, M. Monguzzi, G. Perbellini, M. Poncino,
 "Software/Network Co-Simulation of Heterogeneous Industrial Networks Architectures",
ICCD'04: International Conference on Computer Design,
 San Jose (CA), October 2004, pp. 496–501
124. P. Kimish, L. Benini, E. Macii, M. Poncino,
 "Reducing Cache Misses by Application-Specific Re-Configurable Indexing,"
ICCAD'04: ACM/IEEE International Conference on CAD,
 San Jose (CA), November 2004, pp. 56–59.
125. M. Loghi, M. Poncino,
 "Exploring Energy/Performance Tradeoffs in Shared Memory MPSoCs:
 Snoop-Based Cache Coherence vs. Software Solutions,"

- DATE'05: Design, Automation and Test in Europe*,
Munich, Germany, March 2005, pp. 508–513.
126. F. Fummi, M. Loghi, S. Martini, M. Monguzzi, G. Perbellini, M. Poncino,
"Virtual Hardware Prototyping through Timed Hardware-Software Co-Simulation,"
DATE'05: Design, Automation and Test in Europe,
Munich, Germany, March 2005 pp. 798 - 803.
127. M. Loghi, P. Azzoni, M. Poncino,
"Tag Overflow Buffering: An Energy-Efficient Cache Architecture,"
DATE'05: Design, Automation and Test in Europe,
Munich, Germany, March 2005 pp. 520 - 525.
128. K. Patel, E. Macii, M. Poncino,
"Zero Clustering: an Approach to Extend Zero Compression to Instruction Caches,"
GLS-VLSI'05: IEEE 14th Great Lakes Symposium on VLSI,
Chicago, IL, April 2005, pp.56 - 59.
129. M. Loghi, M. Letis, L. Benini, M. Poncino,
"Exploring the Energy Efficiency of Cache Coherence Protocols in Single-Chip Multi-Processors,"
GLS-VLSI'05: IEEE 14th Great Lakes Symposium on VLSI,
Chicago, IL, April 2004, pp. 276 - 281.
130. A. Chakraborty, E. Macii, D. Pandini, M. Poncino, A. Macii
"Evaluating Regularity Extraction in Logic Synthesis,"
ISSCS'05: IEEE International Symposium on Signals, Circuits and Systems,
Iasi, Romania, July 2005.
131. "Energy-Efficient Encoding for Secure Digital LCD Interfaces," A. Chakraborty, E. Macii, M. Poncino,
ISSCS'05: IEEE International Symposium on Signals, Circuits and Systems,
Iasi, Romania, July 2005.
132. A. Chakraborty, E. Macii, M. Poncino,
"Exploiting Cross-Channel Correlation for Energy-Efficient LCD Bus Encoding,"
PATMOS 2005: 15th International Workshop on Power and Timing Modeling, Optimization and Simulation,
Leuven, Belgium, September 2005, pp. 297-307.
133. K. Patel, E. Macii, M. Poncino,
"Energy-Efficient Value-Based Selective Refresh for Embedded DRAMs,"
PATMOS 2005: 15th International Workshop on Power and Timing Modeling, Optimization and Simulation,
Leuven, Belgium, September 2005, pp. 466-476.
134. A. Nurrachmat, S. Salerno, E. Macii, M. Poncino,
"Energy-Efficient Cobr Approximation for Digital LCD Interfaces,"
ICCD'05: International Conference on Computer Design,
San Jose (CA), October 2005, pp. 81–86.
135. K. Patel, E. Macii, M. Poncino,
"Frame Buffer Energy Optimization by Pixel Prediction,"
ICCD'05: International Conference on Computer Design,
San Jose (CA), October 2005, pp. 98–101.
136. A. Chakraborty, P. Sithambaram, K. Duraisami, A. Macii, E. Macii, M. Poncino,
"Thermal resilient bounded-skew clock tree optimization methodology",
DATE'06: IEEE Design Automation and Test in Europe,
Munich, Germany, March 2006, pp. 832–837.
137. F. Fummi, G. Perbellini, M. Loghi, M. Poncino,
"ISS-Centric Modular HW/SW Co-Simulation,"
GLS-VLSI'06: IEEE 16th Great Lakes Symposium on VLSI,
Philadelphia, PA, April 2006, pp. 31–36.
138. K. Patel, L. Benini, E. Macii, M. Poncino,
"STV-Cache: a Leakage Energy-Efficient Architecture for Data Caches,"
GLS-VLSI'06: IEEE 16th Great Lakes Symposium on VLSI, Philadelphia, PA, April 2006, pp. 404–409,
139. A. Chakraborty, K. Duraisami, A. Sathanur, P. Sithambaram, A. Macii, E. Macii, M. Poncino
"Dynamic Management of Thermally-Induced Clock Skew: An Implementation Perspective,"
PATMOS 2006: 16th International Workshop on Power and Timing Modeling, Optimization and Simulation,
Montpellier, France, September 2005, pp. 214-224.
140. A. Nurrachmat, E. Macii, M. Poncino,
"Low-Energy Pixel Approximation for DVI-Based LCD Interfaces",
ISCAS-06: IEEE International Conference on Circuits and Systems, Kos Island, Greece, May 2006, pp. 4337-4440.
141. A. Chakraborty, K. Duraisami, A. Sathanur, P. Sithambaram, A. Macii, E. Macii, M. Poncino,
"Implications of Ultra Low-Voltage Devices on Design Techniques for Controlling Leakage in NanoCMOS Circuits",
ISCAS-06: IEEE International Conference on Circuits and Systems, Kos Island, Greece, May 2006, pp. 33-36.
142. A. Chakraborty, A. Sathanur, P. Sithambaram, K. Duraisami, L. Benini, A. Macii, E. Macii, M. Poncino,
"Dynamic Thermal Clock Skew Compensation using Tunable Delay Buffers,"
ISLPED'06: ACM International Symposium on Low Power Electronics and Design,

- Tegernsee, Germany, October 2006, pp. 162--167.
143. M. Loghi, M. Poncino, L. Benini
 "Synchronization-Driven Dynamic Speed Scaling for MPSoCs,"
 ISLPED'06: ACM International Symposium on Low Power Electronics and Design,
 Tegernsee, Germany, October 2006, pp. 346--349.
 144. A. Sathanur, A. Calimera, A. Macii, E. Macii, M. Poncino, L. Benini,
 "Efficient Computation of Discharge Current Upper Bounds for Clustered Sleep Transistor Sizing,"
 DATE'07: IEEE Design Automation and Test in Europe,
 Nice, France, April 2006, pp. 1-6.
 145. O. Golubeva, M. Loghi, M. Poncino, E. Macii,
 "Architectural Leakage-Aware Management of Partitioned Scratchpad Memories,"
 DATE'07: IEEE Design Automation and Test in Europe,
 Nice, France, April 2007, pp. 1665-1670.
 146. A. Calimera, A. Pullini, A. Macii, E. Macii, M. Poncino
 "Design of a family of sleep transistor cells for a clustered power-gating flow in 65nm technology"
 GLS-VLSI'07: IEEE 16th Great Lakes Symposium on VLSI,
 Stresa, Italy, March 2007, pp. 501--504.
 147. O. Golubeva, M. Loghi, M. Poncino
 "On the energy efficiency of synchronization primitives for shared-memory single-chip multiprocessors"
 GLS-VLSI'07: IEEE 16th Great Lakes Symposium on VLSI,
 Stresa, Italy, March 2007, pp. 489--492.
 148. K. Duraisami, A. Sathanur, P. Sithambaram, A. Macii, E. Macii, M. Poncino,
 "Design Exploration of a Thermal Management Unit for Dynamic Control of Temperature-Induced Clock Skew,"
 ISCAS-07: IEEE International Conference on Circuits and Systems,
 New Orleans, LA, May 2007, pp. 1061-1064.
 149. O. Golubeva, M. Loghi, M. Poncino, E. Macii,
 "Locality Driven Architectural Cache Subbanking for Leakage Energy Reduction,"
 ISLPED'07: ACM International Symposium on Low Power Electronics and Design,
 Portland, OR, August 2007, pp. 104--109.
 150. A. Sathanur, A. Pullini, A. Macii, E. Macii, M. Poncino
 "Timing Driven Row-Based Power Gating,"
 ISLPED'07: ACM International Symposium on Low Power Electronics and Design,
 Portland, OR, August 2007, pp. 274--279.
 151. Sathanur, A. Pullini, L. Benini, A. Macii, E. Macii, M. Poncino,
 "A Scalable Algorithmic Framework for Row-Based Power-Gating"
 DATE '08: Design, Automation and Test in Europe, 2008.
 Munich, Germany 10-14 March 2008, pp. 379 - 384.
 152. L. Benini, A. Macii, E. Macii, M. Poncino, A. Sathanur,
 "Optimal sleep transistor synthesis under timing and area constraints",
 GLS-VLSI-08: ACM/IEEE 18th Great Lakes Symposium on VLSI, Orlando, Florida, May 2008,, USA, pp. 177-182.
 153. A. Calimera, I. Bahar, E. Macii, M. Poncino,
 "Temperature-Insensitive Synthesis Using Multi-Vt Libraries"
 GLS-VLSI-08: ACM/IEEE 18th Great Lakes Symposium on VLSI, Orlando, Florida, May 2008,, USA, pp.5-10.
 154. K. Duraisami, E. Macii, M. Poncino
 "Energy efficiency bounds of pulse-encoded buses"
 GLSVLSI '08: ACM/IEEE 18th Great Lakes symposium on VLSI, Orlando, FL, May 2008, pp. 183-188.
 155. A. Sathanur, A. Calimera, A. Pullini, L. Benini, A. Macii, E. Macii, M. Poncino,
 "On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits"
 ISCAS'08: IEEE International Symposium on Circuits and Systems, 2008.
 Seattle, WA, 18-21 May 2008 pp. 2761 - 2764.
 156. A. Calimera, R. I. Bahar, E. Macii, M. Poncino
 "Reducing leakage power by accounting for temperature inversion dependence in dual-Vt synthesized circuits"
 ISLPED '08: International Symposium on Low power Electronics and Design,
 Bangabre, India, August 2008, pp. 217-220.
 157. A. Sathanur, L. Benini, A. Macii, E. Macii, M. Poncino
 "Multiple power-gating domain (multi-VGND) architecture for improved leakage power reduction"
 ISLPED '08: International Symposium on Low power Electronics and Design,
 Bangabre, India, August 2008, pp. 51-56.
 158. A. Sathanur, L. Benini, A. Macii, E. Macii, M. Poncino,
 "Temporal Discharge Current Driven Clustering for Improved Leakage Power Reduction in Row-Based Power-Gating"
 PATMOS'08: Power and Timing Modeling, Optimization and Simulation,
 Lisbon, Portugal, September 2008, pp. 203-212.
 159. A. Calimera, R. I. Bahar, E. Macii, M. Poncino,
 "Ensuring temperature-insensitivity of dual-Vt designs through ITD-aware synthesis"

- THERMINIC 2008. 14th International Workshop on Thermal Investigation of ICs and Systems, Rome, Italy, 24-26 Sept. 2008, pp. 31 – 36.*
160. L. Bolzani, A. Calimera, A. Macii, E. Macii, M. Poncino,
 "Integrating Clock Gating and Power Gating for Combined Dynamic and Leakage Power Optimization in Digital CMOS Circuits",
DSD-08: IEEE 11th Euromicro Conference on Digital System Design,
 Parma, Italy, September 2008, pp. 298-303.
 161. K. Duraisami, E. Macii, M. Poncino,
 "Using Soft-Edge Flip-Flops to Compensate NBTI-induced Delay Degradation"
 GLSVLSI '09: ACM/IEEE 18th Great Lakes symposium on VLSI,
 Boston, Ma, May 2009, pp. 169-172.
 162. A. Calimera, E. Macii, M. Poncino
 "NBTI-Aware Sleep Transistor Design for Reliable Power-Gating",
 GLSVLSI '09: ACM/IEEE 18th Great Lakes symposium on VLSI,
 Boston, Ma, May 2009, pp. 333-338.
 163. C. Ferri, R. Bahar, M. Loghi, M. Poncino
 "Energy-Optimal Synchronization Primitives for Single-Chip Multi-Processors",
 GLSVLSI '09: ACM/IEEE 18th Great Lakes symposium on VLSI, Boston, Ma,
 May 2009, pp 141-144.
 164. L. Bolzani, A. Calimera, A. Macii, E. Macii, M. Poncino
 "Enabling Concurrent Clock and Power Gating in an Industrial Design Flow",
 DATE '09: Design, Automation and Test in Europe, 2009.
 Nice, France, April 2009, pp. 334-339.
 165. L. Bolzani, A. Calimera, A. Macii, E. Macii, M. Poncino,
 "Placement-Aware Clustering for Integrated Clock and Power Gating",
 ISCAS'09: IEEE International Symposium on Circuits and Systems, 2009,
 Taipei, Taiwan, May 2009, pp. 1723-1726.
 166. A. Calimera, E. Macii, M. Poncino
 "NBTI-Aware power gating for concurrent leakage and aging optimization",
ISLPED '09: International Symposium on Low power Electronics and Design,
 San Francisco, CA, August 2009, pp. 127-132.
 167. W. Liu, A. Calimera, A. Nannarelli, E. Macii, M. Poncino.
 "On-chip Thermal Modeling Based on SPICE Simulation"
PATMOS'09: Power and Timing Modeling, Optimization and Simulation,
 Delft, The Netherlands, September 2009, pp. 66-75.
 168. A. Bonanno, A. Bocca, A. Macii, E. Macii, M. Poncino,
 "Data-Driven Clock Gating for Digital Filters",
PATMOS'09: Power and Timing Modeling, Optimization and Simulation,
 Delft, The Netherlands, September 2009, pp. 96-105.
 169. G. Upasani, A. Calimera, A. Macii, E. Macii, M. Poncino.
 "Reducing Timing Overhead in Simultaneously Clock-Gated and Power-Gated Designs by Placement-Aware Clustering",
PATMOS'09: Power and Timing Modeling, Optimization and Simulation,
 Delft, The Netherlands, September 2009, pp. 227-236.
 170. W. Liu, A. Calimera, A. Nannarelli, E. Macii, M. Poncino.
 "Post-placement temperature reduction techniques",
DATE'10: Design, Automation and Test in Europe, 2010.
 Dresden, Germany, March 2010, pp. 634-637.
 171. A. Calimera, E. Macii, M. Poncino
 "Analysis of NBTI-Induced SNM Degradation in Power-Gated SRAM Cells"
ISCAS'10: IEEE International Symposium on Circuits and Systems, 2010,
 Paris, France, May 2010, pp. 785-788.
 172. A. Calimera, M. Loghi, E. Macii, M. Poncino
 "Aging Effects of Leakage Optimizations for Caches"
 GLSVLSI '10: ACM/IEEE 20th Great Lakes symposium on VLSI,
 Providence, RI, May 2010, pp. 95—98.
 173. D. Cuesta, J. Ayala, J. Hidalgo, M. Poncino, A. Acquaviva, E. Macii
 "Thermal-Aware Floorplanning Exploration for 3D Multi-Core Architectures"
 GLSVLSI '10: ACM/IEEE 20th Great Lakes symposium on VLSI,
 Providence, RI, May 2010, pp 99—102.
 174. A. Acquaviva, A. Calimera, A. Macii, E. Macii, M. Poncino, M. Giaconia, C. Parrella,
 "An Integrated Thermal Estimation Framework for Industrial Embedded Platforms"
 GLSVLSI '10: ACM/IEEE 20th Great Lakes symposium on VLSI,
 Providence, RI, May 2010, pp. 293—298.
 175. A. Calimera, E. Macii, M. Poncino,
 "Power-Gating: More Than Leakage Savings",

- PRIME'2010: 6th Conference on Ph.D. Research in Microelectronics & Electronics, Berlin, Germany, July 2010, pp. 1-4.
176. A. Calimera, M. Loghi, E. Macii, M. Poncino,
"Dynamic indexing: Concurrent leakage and aging optimization for caches",
ISLPED '10: International Symposium on Low power Electronics and Design,
Austin, TX, August 2010, pp. 343-348.
 177. A. Calimera, A. Macii, E. Macii, M. Poncino, S. Rinaudo
"THERMINATOR: Modeling, control and management of thermal effects in electronic circuits of the future",
THERMINIC'10: 16th International Workshop on Thermal investigations of ICs and Systems,
Barcelona, Spain, October 2010, pp. 171—176.
 178. "Minimizing temperature sensitivity of dual-Vt CMOS circuits using simulated-annealing on ISING-like models",
M. Cakera, A. Calimera, A. Macii, E. Macii, M. Poncino,
THERMINIC'10: 16th International Workshop on Thermal investigations of ICs and Systems,
Barcelona, Spain, October 2010, pp. 189—194.
 179. A. Calimera, A. Macii, E. Macii, S. Rinaudo, M. Poncino,
"THERMINATOR: Modeling, Control and Management of Thermal Effects in Electronic Circuits of the Future",
IEEE THERMINIC-10: IEEE 16th International Workshop on Thermal Investigation of ICs and Systems, October 2010, pp 171-176.
 180. M. Cakera, A. Calimera, A. Macii, E. Macii, M. Poncino,
"Minimizing Temperature Sensitivity of Dual-Vt CMOS Circuits Using Simulated-Annealing on ISING-like Models",
IEEE THERMINIC-10: IEEE 16th International Workshop on Thermal Investigation of ICs and Systems, October 2010, pp 189-194.
 181. S. Rinaudo, G. Gangemi, A. Calimera, A. Macii, M. Poncino,
"Moving to Green: from Stand-Alone Power-Aware IC Designs to Energy Efficient Design Solutions for Heterogeneous Electronics Systems",
DATE'11: Design, Automation and Test in Europe, Grenoble, France, March 2011.
 182. M. Ottella, M. Sciolla, A. Acquaviva, M. Poncino,
"System Level Techniques to Improve Reliability in High Power Microcontrollers for Automotive Applications"
DATE'11: Design, Automation and Test in Europe, Grenoble, France, March 2011.
 183. A. Calimera, M. Loghi, E. Macii, M. Poncino
"Partitioned Cache Architectures for Reduced NBTI-Induced Aging",
DATE'11: Design, Automation and Test in Europe, Grenoble, France, March 2011, pp. 938-943.
 184. A. Calimera, M. Loghi, E. Macii, M. Poncino
"Frequent Accesses Buffering for Reduced Cache Aging",
GLSVLSI '11: ACM/IEEE 21st Great Lakes symposium on VLSI, Lausanne, Switzerland, May 2010, pp. 295-300.
 185. A. Calimera, A. Macii, E. Macii, M. Poncino,
"Enabling Energy Efficient and Variation Tolerant Nanoelectronics Design for Healthcare and Medical Applications",
EUNANO 2011.
 186. H. Karimiyan, A. Calimera, A. Macii, E. Macii and M. Poncino
"An On-Chip All-Digital PV-Monitoring Architecture for Digital IPs",
PATMOS'11: Power and Timing Modeling, Optimization and Simulation, Madrid, Spain, Volume 6951/2011, pp. 162-172.
 187. K. Lingasubramanian, A. Calimera, A. Macii, E. Macii and M. Poncino,
"Sub-Row Sleep Transistor Insertion for Concurrent Clock-Gating and Power-Gating"
PATMOS'11: Power and Timing Modeling, Optimization and Simulation, Madrid, Spain, Volume 6951/2011, pp. 214-225.
 188. Y. Kim, S. Park, Y. Wang, Q. Xie, N. Chang, M. Poncino and M. Pedram,
"Balanced Reconfiguration of Storage Banks in a Hybrid Electrical Energy Storage System",
ICCAD 2011: ACM/IEEE International Conference on CAD, San Jose, CA, November 2011.
 189. A. Sassone, W. Liu, A. Calimera, A. Macii, E. Macii, M. Poncino,
"Modeling of thermally induced skew variations in clock distribution network",
IEEE THERMINIC-11: IEEE 17th International Workshop on Thermal Investigation of ICs and Systems, September 2011, pp. 23-28.
 190. S. Miryala, A. Calimera, E. Macii, M. Poncino,
"IR-Drop Analysis of Graphene-Based Power Distribution Networks",
DATE'12: Design, Automation and Test in Europe, Dresden, Germany, March 2012, pp. 81--85.
 191. H. Mahmood, M. Loghi, E. Macii, M. Poncino,
"Application-Specific Memory Partitioning for Joint Energy and Lifetime Optimization",
DATE'12: Design, Automation and Test in Europe, Dresden, Germany, March 2012, pp. 364-369.
 192. Y. Wang, Q. Xie, Y. Kim, N. Chang, M. Poncino, M. Pedram,
"Multiple-Source and Multiple-Destination Charge Migration in Hybrid Electrical Energy Storage Systems",
DATE'12: Design, Automation and Test in Europe, Dresden, Germany, March 2012, pp. 169-174.
 193. R. Goldman, V. Melikyan, E. Babayan, S. Rinaudo, A. Sassone, A. Calimera, A. Macii, E. Macii, M. Poncino,
"Investigating the Effects of Inverted Temperature Dependence (ITD) on Clock Distribution Networks",
DATE'12: Design, Automation and Test in Europe, Dresden, Germany, March 2012, pp. 165-166.
 194. W. Liu, S. Miryala, V. Tenace, A. Calimera, E. Macii, M. Poncino,
"NBTI Effects on Tree-Like Clock Distribution Networks",
GLSVLSI'12: ACM/IEEE 21st Great Lakes symposium on VLSI, Salt Lake City, UT, May 2012, pp. 279—282.
 195. A. Nannarelli, A. Calimera, W. Liu, M. Poncino, E. Macii,
"Power and Aging Characterization of Digital FIR Filters Architectures,"

- MEDIAN'12: Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale, Annecy, France, June 2012, pp. 1-6.*
196. M. Poncino,
"Concurrent Variability and Leakage Control through Adaptive Power-Gating"
VARI'12: 3rd European Workshop on CMOS Variability, Nice – Sophia Antipolis, France, June 2012.
 197. H. Mahmood, A. Calimera, M. Loghi, M. Poncino, E. Macii,
"Energy-Optimal Caches with Guaranteed Lifetime",
ISLPED '12: International Symposium on Low power Electronics and Design, Redondo Beach, CA, August 2012, pp. 141—146.
 198. H. Karimiyan Alidash, A. Calimera, A. Macii, E. Macii and M. Poncino,
"On-Chip NBTI and PBTI Tracking Through an All-Digital Aging Monitor Architecture",
PATMOS'12: Power and Timing Modeling, Optimization and Simulation, Newcastle, UK, September 2012, , pp. pp 155-165.
 199. V. Tenace, A. Macii, S. Miryala, E. Macii, A. Calimera, M. Poncino,
"Layout constrained body-biasing for thermal clock-skew compensation",
THERMINIC 2012 18th International Workshop on Thermal Investigations of ICs and Systems, September 2012, pp 1 – 6.
 200. H. Mahmood, M. Loghi, E. Macii, M. Poncino,
"Aging-Aware Caches with Graceful Degradation of Performance",
VLSISoC'2012: IFIP/IEEE International Conference on Very Large Scale Integration, Santa Cruz, CA, October 2012, pp. 237-242.
 201. S. Miryala, M. Montazeri, A. Calimera, E. Macii, M. Poncino,
"A Verilog-A Model for Multi-Functional Logic Gates Based on Graphene pn-Junctions",
DATE'13: Design, Automation and Test in Europe, Grenoble, France, March 2013, pp. 877-880.
 202. S. Miryala, A. Calimera E. Macii, M. Poncino, L. Bolzani,
Investigating the behavior of physical defects in pn-junction based reconfigurable graphene devices",
LATW-13: IEEE Latin American Test Workshop, Cordoba, Argentina, April 2013. pp. 1-6
 203. S. Miryala, A. Calimera, E. Macii, M. Poncino,
"A Delay Model for Reconfigurable Logic Gates Based on Graphene PN-junctions",
GLSVLSI'13: ACM/IEEE 21st Great Lakes symposium on VLSI, Paris, France, May 2013, pp. 227-232.
 204. A. Calimera, E. Macii, M. Poncino,
"Energy-Optimal SRAM Supply Voltage Scheduling under Lifetime and Error Constraints",
DAC-50: 50th Design Automation Conference, Austin, TX, June 2013, pp.110-1—110-6.
 205. S. Miryala, A. Calimera, M. Poncino, E. Macii,
"Exploration of Different Implementation Styles for Graphene-Based Reconfigurable Gates",
ICICDT'13: International Conference on IC Design and Technology, Pavia, Italy, May 2013, pp. 21-24 .
 206. N. Bombieri, D. Drogoudis, G. Gangemi¹, R. Gilbon, E. Macii, M. Poncino, S. Rinaudo, F. Stefanni, D. Trachanis,
M. van Helvoort,
"SMAC: Smart Systems Co-Design",
DSD'13: 16th Euromicro Conference on Digital System Design, Santander, Spain September 2013, pp. 253--259 .
 207. M. Petricca, D. Shin, A. Bocca, A. Macii, E. Macii, M. Poncino,
"An Automated Framework for Generating Variable-Accuracy Battery Models from Datasheet Information,"
ISLPED '13: International Symposium on Low power Electronics and Design, Beijing, China, September 2013, pp. 365—370.
 208. D. Shin, M. Poncino, E. Macii, N. Chang,
"A Statistical Model of Cell-to-Cell Variation Li-ion Batteries for System-Level Design",
ISLPED '13: International Symposium on Low power Electronics and Design, Beijing, China, September 2013, pp 94--99.
 209. M. Petricca, D. Shin, A. Bocca, A. Macii, E. Macii, M. Poncino,
"A Framework with Temperature-Aware Accuracy Levels for Battery Modeling from Datasheets,"
PATMOS'13: Power and Timing Modeling, Optimization and Simulation, Karlsruhe, Germany, September 2013, pp. 265—268.
 210. A. Sassone, M. Petricca, E. Macii, M. Poncino,
"A Fully Standard-Cell Delay Measurement Circuit for Timing Variability Detection",
PATMOS'13: Power and Timing Modeling, Optimization and Simulation, Karlsruhe, Germany, September 2013, pp. 261--264.
 211. S. Miryala, A. Calimera, M. Poncino, E. Macii,
"Power Modeling and Characterization of Graphene-Based Logic Gates",
PATMOS'13: Power and Timing Modeling, Optimization and Simulation, Karlsruhe, Germany, September 2013, pp. 223-226.
 212. Y. Kim, D. Shin, M. Petricca, S. Park, N. Chang, M. Poncino,
"Computer-Aided Design of Electrical Energy Systems",
ICCAD 2013: ACM/IEEE International Conference on CAD, San Jose, CA, November 2013, pp. 184-191.
 213. V. Tenace, A. Calimera, M. Poncino, E. Macii,
"Pass-XNOR Logic: A new Logic Style for PN-junction based Graphene Circuits"
DATE'14: Design, Automation and Test in Europe, Dresden, Germany, March 2014.
 214. H. Mahmood, M. Poncino, E. Macii
"Cache Aging Reduction with Improved Performance using Dynamically Re-sizable Cache",
DATE'14: Design, Automation and Test in Europe, Dresden, Germany, March 2014.
 215. V. Guarnieri, M. Petricca, A. Sassone, S. Vinco, N. Bombieri, F. Fummi, E. Macii, M. Poncino
"A Cross-Level Verification Methodology for Digital IPs Augmented with Embedded Timing Monitors",
DATE'14: Design, Automation and Test in Europe, Dresden, Germany, March 2014.

216. D. Shin, M. Poncino, E. Macii,
"Thermal Management of Batteries Using a Hybrid Supercapacitor Architecture",
DATE'14: Design, Automation and Test in Europe, Dresden, Germany, March 2014.
217. A. Sassone, D. Shin, A. Bocca, A. Macii, E. Macii, M. Poncino
"Modeling of the Charging Behavior of Li-Ion Batteries based on Manufacturer's Data,"
GLSVLSI'14: ACM/IEEE 22nd Great Lakes symposium on VLSI, Houston, TX, May 2014, pp. 39--44.
218. D. Shin, E. Macii, M. Poncino
"Statistical Battery Models and Variation-Aware Battery Management",
DAC-51: 51st Design Automation Conference, San Francisco, CA, June 2014, pp.74-1—74-6.
219. A. Sassone, D. Shin, A. Bocca, A. Macii, E. Macii, M. Poncino
"A Compact Macromodel for the Charge Phase of a Battery with Typical Charging Protocol",
ISLPED'14: International Symposium on Low power Electronics and Design, San Diego, CA, August 2014, pp. 267-270.
220. S. Vinco, A. Sassone, F. Fummi., E. Macii, M. Poncino
"An Open-Source Framework for Formal Specification and Simulation of Electrical Energy Systems,"
ISLPED'14: International Symposium on Low power Electronics and Design, San Diego, CA, August 2014, pp. 287-290.
221. S. Vinco, A. Sassone, D. Lasorsa, E. Macii, M. Poncino.
"A Framework for Efficient Evaluation and Comparison of EES Models,"
PATMOS'14: Power and Timing Modeling, Optimization and Simulation, Palma de Malbrca, September 2014, pp. xxx-xxx
222. M. Petricca, A. Sassone, D. Shin, A. Bocca, A. Macii, E. Macii, M. Poncino,
"Automated Generation of Battery Aging Models from Datasheets,"
ICCD'14: IEEE International Conference on Computer Design, October 2014.

Torino, 20/5/2015

