

## INFORMAZIONI PERSONALI

## Guido Masera

- 📍 Via Martini 5, 10025 Pino Torinese (To)  
📞 011 843469 📞 3316685033  
✉ Guido.masera@polito.it  
🌐 http://www.swas.polito.it/rubrica/scheda\_pers.asp?matricola=001918

Sesso maschile | Data di nascita 05/09/1962 | Nazionalità Italiana

## INCARICO PER IL QUALE SI CONCORRE:

ESPERTO NELLA VALUTAZIONE DI PIANI DI SVILUPPO (L.R.14/2011) E DI PROGETTI DI RICERCA (L.R. 84/1993)

## POSIZIONE RICOPERTA:

PROFESSORE ASSOCIATO IN INGEGNERIA ELETTRONICA PRESSO IL POLITECNICO DI TORINO

## TITOLO DI STUDIO

LAUREA IN INGEGNERIA ELETTRONICA E DOTTORATO DI RICERCA

## ESPERIENZA PROFESSIONALE

dal 01/02/1987 al 30/10/1988 Ricercatore presso CSELT (ora Telecom Italia Lab), Torino  
dal 01/01/1991 al 30/06/1995 Collaboratore tecnico presso il Dipartimento di Elettronica del Politecnico di Torino  
dal 01/07/1995 al 01/11/1998 Ricercatore universitario presso il Politecnico di Torino  
dal 01/11/1998 a oggi Professore II fascia presso il Politecnico di TORINO

## ISTRUZIONE E FORMAZIONE

Ottobre 1990 Dottore di Ricerca – Politecnico di Torino  
13/10/1986 Laurea in Ingegneria Elettronica – Politecnico di Torino  
Luglio 1981 Diploma di maturità classica – Liceo Balbo, Chieri

## COMPETENZE PERSONALI

Lingua madre Italiano

## Altre lingue

Inglese

Francese

	COMPRENSIONE		PARLATO		PRODUZIONE SCRITTA
	Ascolto	Lettura	Interazione	Produzione orale	
Inglese	Livello avanzato	Livello avanzato	Livello avanzato	Livello avanzato	Livello avanzato
Francese	Livello intermedio	Livello intermedio	Livello base	Livello base	Inserire il livello

## Competenze professionali specifiche nella valutazione

- Valutazione di progetti internazionali di ricerca per conto di:
  - Swiss National Science Foundation (<http://www.snf.ch/en/Pages/default.aspx>) (1 progetto valutato nel 2013)
  - Agence National Recherche (Francia, <http://www.agence-nationale-recherche.fr/>) (3 progetti valutati nel 2010, 2012 e 2014)
  - Agency for Innovation by Science and Technology, Belgio (<http://www.iwt.be/>) (1 progetto valutato nel 2008)
  - Georgian National Science Foundation (Georgia) (3 progetti valutati nel 2011 e 2013) ([https://www.zsi.at/de/object/partner/1863?\\_wrapper=print](https://www.zsi.at/de/object/partner/1863?_wrapper=print))
  - MINISTERO DELL'ISTRUZIONE, DELL'UNIVERSITÀ E DELLA RICERCA (2 progetti FIRB valutati nel 2011)
  - Università di Pisa (1 progetto valutato nel 2007)
  - Comune di Milano (1 progetto valutato nel 2006)
- Referente del Dipartimento di Elettronica e Telecomunicazioni del Politecnico di Torino per la valutazione della qualità della didattica e della ricerca e per la compilazione delle schede SUA dei corsi di studio e dei dipartimenti ([www.anvur.org/](http://www.anvur.org/))
- Membro della Commissione paritetica per la didattica del Politecnico di Torino (<http://www.cpd.polito.it/>)

## ULTERIORI INFORMAZIONI

Pubblicazioni Si vede elenco allegato

## ALLEGATI

- Elenco delle pubblicazioni scientifiche negli ultimi 5 anni

Torino, 18/5/2015

Silvano

**ALLEGATO: ELENCO DELLE PUBBLICAZIONI DEL PROF. GUIDO MASERA  
NEGLI ULTIMI 5 ANNI**

(18 maggio 2015)

Search

Alerts

My list

My Scopus

AU-ID ("Masera, Guido" 7101854275) AND (LIMIT-TO (PUBYEAR , 2015) OR LIMIT-TO (PUBYEAR , 2014) OR LIMIT-TO (PUBYEAR , 2013) OR LIMIT-TO (PUBYEAR , 2012) OR LIMIT-TO (PUBYEAR , 2011))

## 42 document results

[View secondary documents](#) | [View 2 patent results](#) | [Analyze search results](#)

Sort on: Date Cited by Relevance

Search within results...

 Export | Download | View citation overview | View Cited by | More... Show all abstracts

Refine

 

## Year

- 2015 (2)
- 2014 (10)
- 2013 (10)
- 2012 (11)
- 2011 (9)

## Author Name

- Masera, G. (42)
- Martina, M. (21)
- Condo, C. (11)
- Awais, M. (8)
- Baghdadi, A. (5)

## Subject Area

- Engineering (32)
- Computer Science (28)
- Mathematics (6)
- Physics and Astronomy (3)
- Biochemistry, Genetics and Molecular Biology (1)

## Document Type

- Article (26)
- Conference Paper (15)
- Editorial (1)

## Source Title

## Keyword

## Affiliation

## Country/Territory

## Source Type

## Language

 

Export refine

- Reducing the Dissipated Energy in Multi-standard Turbo and LDPC Decoders  
 1 Condo, C., Baghdadi, A., Masera, G., 2015 Circuits, Systems, and Signal Processing 0
   
**OVID LinkSolver** | [View at Publisher](#)
- Parallel H.264/AVC fast rate-distortion optimized motion estimation by using a 2 graphics processing unit and dedicated hardware  
 2 Shahid, M.U., Ahmed, A., Martina, M., Masera, G., Magli, E., 2015 IEEE Transactions on Circuits and Systems for Video Technology 0
   
**OVID LinkSolver** | [View at Publisher](#)
- A joint source/channel approach to strengthen embedded programmable devices 3 against flash memory errors  
 3 Martina, M., Condo, C., Masera, G., Zamboni, M., 2014 IEEE Embedded Systems Letters 0
   
**OVID LinkSolver** | [View at Publisher](#)
- A parallel radix-sort-based VLSI architecture for finding the first W 4 Maximum/Minimum Values  
 4 Xiao, G., Martina, M., Masera, G., Piccinini, G., 2014 IEEE Transactions on Circuits and Systems II: Express Briefs 0
   
**OVID LinkSolver** | [View at Publisher](#)
- Unified turbo/LDPC code decoder architecture for deep-space communications 5  
 5 Condo, C., Masera, G., 2014 IEEE Transactions on Aerospace and Electronic Systems 0
   
**OVID LinkSolver** | [View at Publisher](#)
- VLSI implementation of a non-binary decoder based on the analog digital belief 6 propagation  
 6 Awais, M., Masera, G., Martina, M., Montorsi, G., 2014 IEEE Transactions on Signal Processing 0
   
**OVID LinkSolver** | [View at Publisher](#)
- Simplified log-MAP algorithm for very low-complexity turbo decoder hardware 7 architectures  
 7 Martina, M., Papaharalabos, S., Mathiopoulos, P.T., Masera, G., 2014 IEEE Transactions on Instrumentation and Measurement 2
   
**OVID LinkSolver** | [View at Publisher](#)
- Molecular transistor circuits: From device model to circuit simulation 8  
 8 Zahir, A., Zaidi, S.A.A., Pulimeno, A., (...), Masera, G., Piccinini, G., 2014 Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2014 0
   
**OVID LinkSolver** | [View at Publisher](#)
- Rediscovering logarithmic diameter topologies for low latency network-9 on-chip-based applications  
 9 Condo, C., Martina, M., Roch, M.R., Masera, G., 2014 Proceedings - 2014 22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, PDP 2014 0
   
**OVID LinkSolver** | [View at Publisher](#)
- A novel decoder architecture for error resilient JPEG2000 applications based on 10 MQ arithmetic  
 10 Zezza, S., Masera, G., Nooshabadi, S., 2014 Proceedings - IEEE International Symposium on Circuits and Systems 0
   
**OVID LinkSolver** | [View at Publisher](#)
- Variable parallelism cyclic redundancy check circuit for 3GPP-LTE/LTE-advanced 11  
 11 Condo, C., Martina, M., Piccinini, G., Masera, G., 2014 IEEE Signal Processing Letters 0
   
**OVID LinkSolver** | [View at Publisher](#)
- Energy-efficient multi-standard early stopping criterion for low-density-12 parity-check iterative decoding  
 12 Condo, C., Baghdadi, A., Masera, G., 2014 IET Communications 0
   
**OVID LinkSolver** | [View at Publisher](#)
- A joint communication and application simulator for NoC-based custom SoCs: 13 LDPC and turbo codes parallel decoding case study  
 13 Condo, C., Baghdadi, A., Masera, G., 2013 Proceedings - 16th Euromicro Conference on Digital System Design, DSD 2013 1
   
**OVID LinkSolver** | [View at Publisher](#)
- VLSI architecture for low-complexity motion estimation in H.264 multiview video 14 coding  
 14 Ahmed, A., Usman Shahid, M., Martina, M., Magli, E., Masera, G., 2013 Proceedings - 16th Euromicro Conference on Digital System Design, DSD 2013 0
   
**OVID LinkSolver** | [View at Publisher](#)
- FPGA accelerator of quasi cyclic EG-LDPC codes decoder for NAND flash 15 memories  
 15 Zaidi, S.A.A., Awais, M., Condo, C., Martina, M., Masera, G., 2013 Conference on Design and Architectures for Signal and Image Processing, DASIP 0
   
**OVID LinkSolver** | [View at Publisher](#)

About Scopus  
 What is Scopus  
 Content coverage  
 Scopus Blog  
 Scopus API

Language  
 日本語に切り替える  
 中国語(简体中文)  
 切り替える

Customer Service  
 Help and Contact  
 Live Chat

About Elsevier  
 Terms and Conditions  
 Privacy Policy



<a href="#">View record in Scopus</a>	Improving network-on-chip-based turbo decoder architectures 17	Martina, M., Masera, G.	2013	Journal of Signal Processing Systems	2
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	Quantum dot cellular automata check node implementation for LDPC decoders 18	Awais, M., Vacca, M., Graziano, M., Roch, M.R., Masera, G.	2013	IEEE Transactions on Nanotechnology	10
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	Analysis on parallel implementations of fixed-complexity sphere decoder 19	Wu, B., Masera, G.	2013	Science China Information Sciences	0
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	VLSI implementation of a multi-mode turbo/LDPC decoder architecture 20	Condo, C., Martina, M., Masera, G.	2013	IEEE Transactions on Circuits and Systems I: Regular Papers	15
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	Power control for crossbar-based input-queued switches 21	Bianco, A., Giaccone, P., Masera, G., Ricca, M.	2013	IEEE Transactions on Computers	3
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	A 2.63 Mbit/s VLSI implementation of SISO arithmetic decoders for high performance joint source channel codes 22	Zeza, S., Nooshabadi, S., Masera, G.	2013	IEEE Transactions on Circuits and Systems I: Regular Papers	3
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	Reducing the memory for iteration-exchanged information and border future metrics in the HomePlug AV turbo decoder implementation 23	Guerrieri, L., Bisaglia, P., Martina, M., Masera, G.	2012	International Symposium on Turbo Codes and Iterative Information Processing, ISTC	0
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	FFT implementation using QCA 24	Awais, M., Vacca, M., Graziano, M., Masera, G.	2012	2012 19th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2012	6
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	Flexible radio design: Trends and challenges in digital baseband implementation 25	Masera, G., Baghdadi, A., Kienle, F., Moy, C.	2012	VLSI Design	3
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	Efficient VLSI implementation of soft-input soft-output fixed-complexity sphere decoder 26	Wu, B., Masera, G.	2012	IET Communications	5
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	A Network-on-Chip-based turbo/LDPC decoder architecture 27	Condo, C., Martina, M., Masera, G.	2012	Proceedings -Design, Automation and Test in Europe, DATE	8
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	A system view on iterative MIMO detection: Dynamic sphere detection versus fixed effort list detection 28	Gimmer-Dumont, C., Kienle, F., Wu, B., Masera, G.	2012	VLSI Design	6
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	An application specific instruction set processor based implementation for signal detection in multiple antenna systems 29	Tamagnone, M., Martina, M., Masera, G.	2012	Microprocessors and Microsystems	3
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	Non-recursive max * operator with reduced implementation complexity for turbo decoding 30	Papaharalabos, S., Mathiopoulos, P.T., Masera, G., Martina, M.	2012	IET Communications	7
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	On practical implementation and generalizations of max * Operator for turbo and LDPC decoders 31	Martina, M., Masera, G., Papaharalabos, S., Mathiopoulos, P.T., Gioulekas, F.	2012	IEEE Transactions on Instrumentation and Measurement	9
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	An LDPC decoder architecture for wireless sensor network applications 32	Biroli, A.D.G., Martina, M., Masera, G.	2012	Sensors	3
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	High speed architectures for finding the first two maximum/minimum values 33	Amaru, L.G., Martina, M., Masera, G.	2012	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	11
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	A high throughput turbo decoder VLSI architecture for 3GPP LTE standard 34	Ahmed, A., Awais, M., Rehman, A.U., Maurizio, M., Masera, G.	2011	Proceedings of the 14th IEEE International Multitopic Conference 2011, INMIC 2011	4
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	A flexible NoC-based LDPC code decoder implementation and bandwidth reduction methods 35	Condo, C., Masera, G.	2011	Conference on Design and Architectures for Signal and Image Processing, DASIP	1
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					
<a href="#">View record in Scopus</a>	VLSI implementation of 16-point DCT for H.265/HEVC using walsh hadamard transform and lifting scheme 36	Ahmed, A., Awais, M., Maurizio, M., Masera, G.	2011	Proceedings of the 14th IEEE International Multitopic Conference 2011, INMIC 2011	5
<a href="#">OVID LinkSolver</a>   <a href="#">View at Publisher</a>					

<input type="checkbox"/> 37 A novel architecture for scalable, high throughput, multi-standard LDPC decoder	Awais, M., Singh, A., Boutillon, E., Masera, G.	2011	Proceedings - 2011 14th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2011	4
<input type="checkbox"/> 38 Scalable, high throughput LDPC decoder for WiMAX (802.16e) applications	Awais, M., Singh, A., Masera, G.	2011	Communications in Computer and Information Science	3
<input type="checkbox"/> 39 Look-ahead sphere decoding: Algorithm and VLSI architecture	Gamba, M.T., Masera, G.	2011	IET Communications	4
<input type="checkbox"/> 40 Multipilerless mumford and shah functional implementation	Martina, M., Masera, G.	2011	Circuits, Systems, and Signal Processing	0
<input type="checkbox"/> 41 On chip interconnects for multiprocessor turbo decoding architectures	Martina, M., Masera, G., Moussa, H., Baghdadi, A.	2011	Microprocessors and Microsystems	5
<input type="checkbox"/> 42 State metric compression techniques for turbo decoder architectures	Martina, M., Masera, G.	2011	IEEE Transactions on Circuits and Systems I: Regular Papers	11
<hr/>				
<b>OVID LinkSolver</b>   <a href="#">View at Publisher</a>				
Display <input type="text" value="50"/> results per page				
<hr/>				

Page 1

Top of page

Torino, 18/5/2015

